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ABSTRACT
DESIGN, CONSTRUCTION AND TESTING OF A REMOTE-CONTROLLED 
GUNFIRE SIMULATOR
Name: Baumbach, Jason, Garrett
University of Dayton, 1998
Advisor: Dr. Frank Scarpino
This thesis concerned the design, construction and testing of a UHF radio
controlled AK-47 gunfire simulator. I created the simulator while I was assigned to the 
Air Force Research Lab. The simulator was developed in response to a support request 
from the 210th Air Rescue Squadron, Kulis Air National Guard Base, Anchorage AK.
The 210th has a requirement for a remotely operated device to simulate gunfire during 
their pararescue training. The Hotzone Beacon (HZB) was created in response to this 
requirement. The HZB was created with a combination of commercial off-the-shelf 
parts, federal stock items, and custom circuitry designed specifically for the HZB. The 
unit was designed and simulated using Xilinx Foundation Series software and MicroSim 
Design Lab. After the initial design, the unit was constructed and tested in the laboratory. 
Once the laboratory testing was complete, the unit was field tested with the 210th ARS in 
Anchorage, Alaska. Testing results indicate the HZB is a success, and further 
improvements and modifications are presented.
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CHAPTER I
INTRODUCTION
1.1 Background:
The Alaska Air National Guard 210th Air Rescue Squadron at Kulis ANG Base, 
Anchorage, AK, is responsible for search and rescue operations to rescue downed 
aircrews during wartime. The Squadron consists of 4 C-130 transport aircraft and 4 HH- 
60 rescue helicopters. The helicopters quickly land in a landing zone (LZ), retrieve the 
ground personnel, and takeoff to exit the area. In most situations in a hostile 
environment, the HH-60 will be subject to small-arms fire.
Figure 1: C-130 Aircraft similar to those flown by the 210th Air Rescue Squadron
1
2The HH-60 crew must suppress small-arms threats quickly, since during the hover the 
helicopter is not moving and is therefore very easy to target with an automatic rifle. The 
crew must quickly identify threats (within seconds) and eliminate the threats with door-
mounted weaponry. Depending on the azimuth from the helicopter to the threat, the 
helicopter may need to rotate to allow the threat to be positioned in the gunner’s field of 
fire. In all cases, quick reactions are required.
Figure 2 HH-60 similar to those used by the 210th ARS
Current training procedures for the 210th involve simulation of the enemy threats. A 
crewmember/training coordinator will announce “gunfire 3 o’clock” and the crew will 
have to respond accordingly. Seeing the need for more accurate threat simulation, MSgt 
Robert McNeil of the 210th ARS contacted the Mission Applications Division (SNZ) of 
the Sensors Directorate (SN), Air Force Research Laboratory (AFRL), with a request to
3design and build a prototype gunfire simulator for crew training. I was assigned as Chief 
Engineer for the project, and the Hotzone Beacon (HZB) project was started.
1.2 Previous Projects:
SNZ was responsible for an earlier system provided to the 210th ARS: a Crash Site 
Locator Beacon (CSL). The CSL is a small rugged device designed to be deployed from 
the rear of a C-130 in flight to identify a crash site to allow future missions to easily find
the site. The CSL consisted of a VHF receiver, a VHF transmitter, batteries, and some
low repetition rate strobe lights. The unit would be turned on inside the C-130, and is 
thrown out of the paratroop door of the C-130. A parachute allows a controlled descent. 
Any aircraft with a VHF transmitter (>99% of all aircraft) could then activate the unit’s 
strobes and VHF transmitter by setting the cockpit radio to the correct frequency and 
pressing the push-to-talk switch twice in rapid succession. The VHF transmitter in the 
CSL would allow search-and-rescue units equipped with direction finding equipment to 
rapidly locate the crash site. Once the search aircraft was within visual range of the CSL, 
crewmembers can pinpoint the crash site by searching for the strobe lights. The CSL can 
be activated from a range of at least 20 miles.
1.3 Project Objective and Scope:
The objective of this project was to design a prototype beacon that meets the functional 
requirements of the 210th ARS. The HZB was to be a low-cost design, using in-house 
engineering capability and commercial-off-the-shelf components when possible. The 
device would be required to remain outdoors for a period of 7 days before battery
4replacement and/or maintenance was required. The HZB should simulate the random and 
sporadic nature of gunfire, and must be compatible with the radios in the HH-60.
This project presented the ideal opportunity for a Master’s thesis in Electrical
Engineering. The goal of a Master’s thesis project is to demonstrate the student’s 
engineering ability. The HZB project allowed me to demonstrate my abilities in digital 
and analog design, power electronics design, battery chemistry, and power supply
implementation.
CHAPTER II
DESIGN
2.1 Overview:
The HZB is composed of seven subsytems:
1. Clock
2. Digital control electronics
3. Analog electronics
4. Power supply electronics
5. UHF radio
6. Strobe lights
7. Case and mechanical components
2.2 System Description:
2.2.1 Components:
The HZB has the following devices mounted external to the unit:
On/OfEZTest Switch
Random/Continuous Switch
UHF Channel selector
Pulse indicator LED (for the signal SERIN)
Strobe Status Indicator LED (for the signal STROBE STATUS OUT) 
Strobe On/Off Indicator LED (for the signal OUTSIG)
Tuned UHF antenna (tuned to 150-162MHz)
2 NESS ML-15 Mini-Flash strobe lights
For a description of the signals SERIN, STROBE STATUS OUT, and OUTSIG
mentioned above refer to section 2.3.2.
The following devices are mounted internal to the unit: 
BA-5598/U LiSO2 battery 
BA-5590/U LiSO2 battery 
Whistler 300W inverter 
Digital control electronics board
5
6UHF radio 
Relay
2.2.2 Operation:
When the On/Off/Test switch is in the Off position, all circuits from the batteries are 
open and there is no possibility of battery drainage short of the standard loss of charge of 
LiSCE batteries (which is small when compared to NiCd, ZnC, Alkaline Mn, or Hg 
batteries). When the On/Off/Test switch is in the Test position, the strobe light circuit is 
activated. This mode is used to test the strobe battery, inverter, and strobe lights.
When the On/Off/Test switch is in the On position, all the electronics are powered. 
SERIN is driven by the UHF radio (the open collector output of the UHF radio is tied to
+5V via a lOOkQ pull-up resistor). The digital control logic receives a pulse from the
UHF radio (even though the radio has not received any RF energy) because the UHF 
radio’s output signal is sourced from an open collector. The digital control logic 
responds to positive-going transitions on the input signal SERIN. No further pulses 
arrive due to the power-up of the electronics, and the digital control logic puts the HZB 
into “On” mode since only one pulse was received on the input SERIN (further details of 
the effect of the input SERIN can be found in section 2.3.2, Digital Control Electronics). 
In this mode, the strobes either flash continuously or in a pseudorandom fashion 
(depending on the setting of the random/continuous switch). The strobes will remain on 
until the digital control logic input SERIN receives 2 separate pulses within the time 
window determined by MANIN[2:0].
7In order for the UHF radio to output one pulse from its open collector output, it must 
receive 2 UHF pulses in succession. Each pulse received by the UHF radio is caused by 
one momentary activation of a UHF transmitter’s push-to-talk switch (provided the 
transmitter is tuned to the same frequency as the UHF radio in the HZB). The 
requirement for 2 UHF pulses producing one output pulse exists to avoid uncontrolled 
signaling of the HZB from noise or activation of the push-to-talk switch on an 
uncontrolled UHF radio. Since the UHF radio requires pulses to follow in quick 
succession to generate one output pulse to the digital control electronics, to deactivate the 
HZB the user must activate the push-to-talk switch on the UHF transmitter in the 
following manner: one-two, pause, three-four.
If the HZB does not receive the command to turn off, it will automatically shut the 
strobes off after 5 minutes. Note that when the strobes are off, the UHF radio, power 
supplies, and digital electronics are still drawing power. They will continue to draw 
power as long as the On/Off/Test switch is in the On position.
Once the strobes are off, the HZB will not activate the strobes until it receives a pulse 
from the UHF radio and there are no subsequent pulses within the window defined by 
MANIN[2:0]. If the user activates the UHF transmitter with 2 clicks of the push-to-talk 
switch in rapid succession, and does not follow with another pair of clicks within the time 
window as defined by MANIN[2:0], the digital control electronics will activate the 
strobes. Note that this introduces an unavoidable delay in the operation of the HZB: the 
user will send the HZB an On command (2 clicks in rapid succession of the UHF
8transmitter push-to-talk switch), then the HZB must wait until the window closes before 
it is able to interpret the command from the UHF radio as “on.” If the user is impatient, 
they may send an additional pulse (consisting of 2 successive clicks of the push-to-talk 
switch) to the HZB, which may fall in the window and be interpreted by the HZB as 
“off.” However, since the majority of the user commands are going to be “on” 
commands (the HZB has a 5-minute timeout counter), the “on” command was chosen to 
be the simpler of the 2 commands.
Once the mission is complete, the HZB switch must be manually moved to the “off” 
position. This will open all the battery circuits as explained above.
2.3 Subsystem Descriptions:
Following is the schematic for the HZB, including all HZB components except for the 
strobe lights (which are plugged into the inverter) and the UHF antenna. Refer to the 
schematic during the following discussion regarding the HZB subsystems.
Figure 3: Schem
atic of H
otzone Beacon
"L-I
INVERTER
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2.3.1 Clock:
The clock for the HZB is a 556 timer chip (only one oscillator is used) configured as an 
astable multivibrator (Sedra/Smith page 878). The period of the clock is 100ms. Note 
that for the HZB design, a precise timing reference is not needed, so a clock oscillator 
with an electrolytic capacitor is adequate. A simplified schematic of the clock circuit
follows:
R1
AM
470k
14
R2
AW
1k
0.33uF 7
VCC
DISCHARGE
TRIGGER
RESET
THRESHOLD
OUTPUT
GND
556
5V
1
K
u
Figure 4: Simplified Schematic of Clock Circuit
According to design equation 12.44 on page 878 of Sedra/Smith, the period of the clock
circuit is:
T = ln(2)C(7?, + 27?2) = 0.69(0.33/zF)(470,000Q + 2,000Q) = 107m.s-
Equation 1: Time Constant of Clock Circuit
2.3.2 Digital Control Electronics:
The HZB is controlled by a Xilinx XC9572 CPLD in a PLCC-44 package. A CPLD was 
chosen because of its reprogrammability and ease-of-use. The CPLD is configured
11
through a parallel cable connected to a PC running Windows NT 4.0. The CPLD 
performs all the control functions for the HZB: pulse counting, pseudorandom sequence 
creation for the strobe output, and timer functions. Following is the schematic for the 
HZB digital controller, along with an explanation of the functionality of the components:
12
Figure 5: Schematic of XC9572 Digital Control Electronics Configuration
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The leftmost items labeled IPAD (p40, p39, p38, p4, and p5) are input pins for the 
controller. The pxx designation is a pin-locking mechanism to constrain the location of 
the input to a particular pin on the PLCC 44-package. This method was used to ensure 
the pinout of the controller does not change when changes are made to the design, so the 
controller may be hardwired into the HZB. There are 2 additional IPADs in the lower 
portion of the schematic. These IPADs are locked to pins 6 and 7. There is one more 
IPAD on the right side of the schematic; this IPAD is locked to pin 8.
All the IPADs are connected to IBUFs (input buffers) or BUFGs (global buffers). IBUFs 
are required to transfer signals from the pins of the chip package to the CPLD matrix. On 
the right side of the schematic are 2 OPADs and their OBUFs. These are output pads and 
output buffers, respectively. The OPADs are tied to pins 43 and 44. OBUFs are required 
to transfer signals from the CPLD matrix to the pins of the chip package. For a mixed or 
schematic based design, where the top level of the system is a schematic, pads and 
buffers must be explicitly assigned by the designer. For a language-only design, the 
synthesis engine is assigned the task of assigning pins and buffers. Since the HZB is a 
mixed (schematic and language) design, the pads and buffers are explicitly defined in the
schematic.
There is one additional output pad and buffer at the top of the schematic. This output 
signal is locked to pin 42 and provides an inverted copy of the input signal SERIN to pin 
42 to drive the PULSE LED, which allows the user to visually confirm the status of the 
input SERIN.
14
The input and output signal definitions for the digital control electronics are defined in
the table below:
Table 1: Digital Control Electronics Inputs and Outputs
Signal Type Description
CLK Input Clock siqnal for the diqital control loqic. Clock period is 100ms.
MANIN[2:01 Input
3-bit bus signal to control the width of the pulse counting window. 
MANIN specifies the width of the window that determines if a pulse 
is a "second" pulse or a "first" pulse
SERIN Input Serial input from the UHF radio
STROBE MODE Input
When 1, strobes are in continuous mode. When 0, strobes are in 
pseudorandom mode.
BURSTLENGTHfLOl Input
2-bit bus signal to control the on time of the strobe. The on time 
varies from 800ms to 2000ms.
STROBE STATUS OUT Output
When 1, indicates the strobes are in an "on" state, but they may 
be temporarily off due to the pseudorandom code. When 0, 
indicates the strobes are in an "off” state.
RADIO OUT Output Inverted copy of input siqnal SERIN
OUTSIG [Output,
When 1, indicates the strobes are currently on. When 0, indicates 
the strobes are off.
2.3.2.1 TOP:
TOP__________ 1
u.
lx.o IZ£C
h-
\4idl code
UANUAL_OrrjiVINDOVMJM.. STROBE_ON 
SERIN STROBE_Orr
CIX
OUTSIG
Figure 6: Module TOP
Module TOP is a block of VHDL code with a behavioral architecture. A behavioral
architecture was chosen because for this module it is much easier to describe the desired
15
behavior and use the synthesis engine to generate this module’s portion of the netlist 
required to configure the CPLD than it is to describe the structure of the module. The
text of the VHDL source code for the module TOP is listed below:
library IEEE;
use IEEE.std_logic_1164.all;
entity top is 
port (
serin: in STD_LOGIC;
manual_off_window_input: in integer range 0 to 7;
elk: in STD_LOGIC;
turn_off : in stdlogic;
strobe_off : out std_logic;
strobe_on : out std_logic;
outsig: out STD_LOGIC := 'O'
) ;
end top;
architecture top_arch of top is
signal posedge : std_logic := 'O';
signal dffl : std_logic := 'O';
signal dff2 : std_logic := 'O';
signal window : std_logic := 'O';
signal lfsrcount: std_logic_vector(7 downto 0);
signal windowcountval : integer range 0 to 63 := 0;
begin
indata : process(elk,serin,dffl,manual_off_window_input) 
variable manual_off_window : integer range 0 to 63;
begin
if elk'event and elk = '1' then
manual_off_window := manual_off_window_input; 
manual_off_window := (manual_off_window +1) * 8 - 1; 
dffl <= serin;
dff2 <= dffl;
posedge <= (dffl xor dff2) and dffl;
if posedge = '1' and window = 'O' then
— get a posedge (window has been closed), window for second pulse opens 
window <= '11;
strobe_off <= 'O';
elsif (posedge = '1' and window = '1') or turn_off = '1' then
— get a posedge (window has been open), posedge occured within window
— so turn off the
window <= 1'O';
outsig <= ' O';
windowcountval <= i
strobe off <= ' 1 •;
else
strobe off <= '0';
end if;
if window = '  1' then
— if we are in the window then increment the counter 
windowcountval <= windowcountval + 1;
else
— otherwise keep the counter at its previous value 
windowcountval <= 0;
end if;
if windowcountval = manual_off_window and window = '1' then
— if we are still in the window when time runs out close
— the window and turn on the strobe 
outsig <= '1';
window <= 'O'; 
windowcountval <= 0;
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strobe_on <= ' 1'; 
else
strobe_on <= 'O'; 
end if;
end if;
end process;
end top_arch;
Note the architecture description contains one PROCESS statement. After the entity 
declaration and the architecture header (consisting of the internal signal definitions for 
the architecture), the process header consisting of the internal variable definitions for the 
process is defined. The sequential statements for the process start with one of the 
standard “clocked process” statements:
if elk’event and elk = '1' then
The other standard “clocked process” statement that could have been used is:
wait until CLK'event and CLK = '1'
Note that by using a clocked process registers are inferred on all signals inside the 
process that have assignments.
After the clocked process statement, the initial value
MANUAL OFF WINDOW INPUT is assigned to the process variable
MANUAL OFF WINDOW. Note that the entity input
MANUALOFF WINDOW INPUT is type INTEGER with a range of 0 to 7. The 
synthesis software automatically creates an output bus with the least number of lines 
(bits) required to support the range of the INTEGER type. In this case, the range is 0 to
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7, so the synthesis software creates a 3 bit wide bus for the input. This entity input is 
connected to the chip input MANIN[2:0] through the input buffers (IBUFs).
The process variable MANUAL OFF WINDOW is type INTEGER as well, but the 
range is 0 to 63. 6 bits are required for the internal variable MANUALOFFWINDOW. 
This range was chosen to allow the input window to have a maximum value of >5 
seconds. Note that at 100ms per count, 63 counts is 6.3 seconds.
The next line
manual_off_window := (manual_off_window +1) *8-1;
effectively takes the input provided by MANIN[2:0], performs a 3 bit shift to the left, and 
sets the lower 3 bits to ‘ 1 ’. This line ensures the maximum range is used for the variable 
MANUAL_OFF_ WINDOW. The following table illustrates the conversion of the input
MANIN[2:0] to MANUALOFF_ WINDOW:
Table 2: Mapping of MANIN[2:0] to MANUAL OFF WINDOW
MANINf2:01 MANIN[2:0l manual off window
000 0 7
001 1 15
010 2 23
011 3 31
100 4 39
101 5 47
110 6 55
111 7 63
Note the assignment for MANUAL OFF WINDOW (above) includes addition, 
multiplication, and subtraction. The CPLD, however, does not contain a multiplier or 
adder. The CPLD is configured with a file that results from the synthesis tool. The
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synthesis tool in this case implements the conversion of the 3 bit input to the 6 bit output. 
The conversion is implemented as a lookup table, even though the conversion was 
described behaviorally. This is an example of the power of behavioral modeling: rather 
than explicitly specifying the truth table for the conversion, we just specify the 
relationship between the input and the output (i.e., the conversion’s behavior) and the 
synthesis engine takes care of the details.
Note that if MANUAL OFF WINDOW had any other definition than the one used, the 
maximum value possible (63, or bl 11111) would not be used. This technique is used to 
minimize the number of external components required by the CPLD. A simpler 
technique could have been used: the variable MANUAL OFF WINDOW could be 
assigned a value based on a 6 bit MANIN input. In this case, MANIN would be 
MANIN[5:0]. However, this would require 3 more inputs’ worth of external 
components: pull-up resistors, wires and DIP switches. The HZB does not need these 
components: there is no requirement to have control over the on/off pulse window to 
100ms resolution! No user is going to be able to tell the difference between a 3 second 
window and a 3.1 second window. The current design allows for changes in the window 
size by 800ms increments, which is an adequate resolution for this device.
The next three lines implement a positive edge detector for the signal SERIN.
dffl <= serin;
dff2 <= dffl;
posedge <= (dffl xor dff2) and dffl;
19
Note that since registers are inferred on signals that have assignments in a clocked 
process, the signals DFF1 and DFF2 represent D-type flip-flops. The POSEDGE 
assignment line performs DFF1 XOR DFF2 to determine if an edge is present, and the 
result is input to an AND function with DFF1. This ensures the signal POSEDGE will 
only be true for positive-going transitions of SERIN. This design could have been 
accomplished with the following code
dff1 <= serin;
posedge <= (dffl xor serin) and serin;
but this implementation would have relied on SERIN maintaining the same value for both 
the xor and the and. This may not have been a problem with the CPLD, since the function 
for POSEDGE is most likely implemented in a single lookup table, but it would be poor 
design practice and may introduce a race condition, so it was avoided. Standard design 
practice is to store the inputs in registers to avoid asynchronous logic.
The next line
if posedge = '1' and window = ’0’ then
starts a block of logic which determines if a pulse has been received. This block of logic 
opens up a ‘‘window” whose size is determined by MANUAL OFF WINDOW and 
therefore MANIN[2:0]. The window is implemented through the use of the signal 
WINDOWCOUNTVAL. Note this signal has a range of 0 to 255, so the counter is an 8 
bit counter. It is truly a counter and not a behavioral construct because registers are 
inferred on all signals that have assignments to them in a clocked process 
(MANUAL OFF_WINDOW is a variable, not a signal). The signal WINDOW is used
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to store the state of the window: ‘1’ means the window is open, and ‘0’ means the 
window is closed. If a second pulse is received on SERIN while the window is open, the 
digital controller interprets this second pulse as a command to turn the strobes off. If a 
second pulse is not received on SERIN while the window is open, the digital controller
closes the window and turns on the strobes.
The signal WINDOW will only be assigned a value of ‘ 1 ’ if there is a positive-going 
transition on the input SERIN and the window is closed. If this condition is not true, the
next condition is tested:
elsif (posedge = ’1’ and window = ’1') or turn_off = '1’ 
then
This condition handles the deactivation of the strobes: if POSEDGE is true (that is, a 
positive-going transition on the input SERIN) and the window is open, or the signal
TURN OFF (this is an entity input) is true, the strobes will be deactivated. In addition to
the strobes being deactivated (STROBEOFF <= ‘ 1 ’), the window is closed (WINDOW
<= ‘0’), the OUTSIG signal is turned off (when OUTSIG is high, the strobes are on, and
when OUTSIG is low, the strobes are off) (OUTSIG <= ‘0’), and the window counter is
initialized (WINDOWCOUNTVAL <= 0).
If neither of the previous conditions are met, the blanket else statement ensures the 
deactivate signal for the strobes (STROBE OFF) remains at 0. Note that purposefully 
not every signal has an explicit assignment for each condition. If a clocked process is 
executed due to a change in a variable in the sensitivity list, but there is no assignment to
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a signal due to the structure of the conditional statements, the signal retains its value.
This is possible because the assignment statement infers storage, so the signal’s value is 
retained between subsequent activations of the clocked process. Due to the structure of 
the assignments to the signal STROBE OFF, STROBEOFF will only be high when the 
strobe is transitioning from an on state to an off state. The signal is assigned inside a 
clocked process, so STROBE OFF is therefore synchronous and will be high for one 
clock period.
The next conditional block, starting with
if window = '1' then
implements the counter function for the signal WINDOWCOUNTVAL. Note that 
WINDOWCOUNTVAL is a 6 bit counter. The signal WINDOWCOUNTVAL will only 
increment if we are inside the window (the signal WINDOW is defined in the block of 
conditional logic immediately above the WINDOWCOUNTVAL block).
The next conditional block, starting with
if windowcountval = manual_off_window and window = '1' then
takes care of turning the strobe on if the window closes and the CPLD has not received a 
second pulse. The signal OUTPUT ON is set (this signal is the source for the strobe 
output signal OUTSIG), and the window is closed (WINDOW <= ‘0’). The counter is
reset (WINDOWCOUNTVAL <= 0) and the signal STROBE ON is set (STROBEON
<= ‘ 1 ’). There is only one statement in the else for this conditional block; this statement
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resets the signal STROBE ON (STROBE ON <= ‘0’). This ensures that the signal
STROBE ON is only set during the transition from the strobe off state to the strobe on
state. STROBE ON is a synchronous signal, so it will retain its set value for one clock
period before it is reset.
2.3.2.2L130
L130
ASVHC_CTRl 
SVHC_CTRl 
CLK EH
s.-EtocK
COUNT10
Figure 7: Module L130
Module LI30 is a 10 bit counter module (count 10) made with the LogiBLOX tool in 
Xilinx Foundation Series. The LogiBLOX module allows the user to create custom 
modules that meet the user’s specific requirements. In this case, the following module is
created:
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Figure 8: LogiBLOX Definition of Module L130
The Sync. Control line is used in the count 10 module because due to a bug in LogiBLOX 
the count 10 module would not function properly if the sync control line was not present. 
The sync control line is therefore shorted to ground and is not otherwise used. The LI30 
module (an instance of the LogiBLOX module count 10) is used to implement the timeout 
function of the HZB. If the strobes are on for an extended period of time (specified by 
the constant value when the module LI38 is created; see below), the digital control 
electronics will automatically turn the strobes off to save power (and presumably because 
the HH-60 has left the local area). The async control line of LI 30 is driven by 2 outputs
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of module TOP: STROBEON OR STROBE OFF. This resets the LI 30 timeout
counter anytime the user has commanded the HZB (the HZB will not automatically turn 
off if the user has just issued a command to the HZB). The clock enable line for LI 30 is 
the net STROBE STATUS, which is driven by the output OUTSIG from the module
TOP. This prevents the counter from incrementing when the strobes are in an off state.
Since the counter will be reset when the user commands the HZB to turn on this
connection is redundant.
The clock for LI30 is the system clock divided by 8. With the 10 Hz clock divided by 8 
and the 10 bit counter module being used in LI30, the maximum count value is 
(100ms)(8)(210) = 819s = 14 minutes.
The output of L130 is a 10 bit wide bus that is the sole input to module LI38.
23.2.3 L138:
Figure 9: Module L138
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L138 is a 10 bit fixed comparator defined with the following specifications in
LogiBLOX:
Figure 10: LogiBLOX Definition of Module L138
The decimal constant value for the comparator is chosen as 374 because an automatic 
shutoff period of 5 minutes was chosen. The constant was arrived at by the following
equation:
r . 60 sec \clock \count5 min---------------------------
min 0.1 sec ^clocks
37 ^counts
Equation 2: Determination of Fixed Value for Comparator L138
The output of Ll 38 is low unless the input bus value from L130 is equal to the constant 
374. When the input is equal to 374, the output is high. This signal is fed back to the
module TOP to deactivate the strobes.
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2.3.2.4L17:
Figure 11: Module L17
Module L17 is an 8 bit linear feedback shift register LogiBLOX counter that generates a 
pseudorandom sequence to provide pseudorandom activation of the strobes when module 
TOP turns the strobes on. This simulates the sporadic nature of real gunfire (the strobes 
are activated and deactivated in a pseudorandom fashion). The LFSR was created in 
LogiBLOX with the following configuration:
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Figure 12: LogiBLOX Configuration of Module L17
The asynchronous control line is connected to the STROBEON output of TOP to ensure 
that the counter always starts in the same state. This was done to facilitate testing of the 
device, since it allows the testers to always see the same pattern from the strobes. With 
this line in place, the pseudorandom sequence used to generate the on/off sequence for 
the strobes will always start at the same point in the sequence. Production versions of the 
HZB would have this line disconnected to allow the pseodorandom counter to run freely. 
The most significant bit of the output of LI 7 is extracted via a bus tap from the bus 
LFSROUT[7:0].
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23.2.5 L132 (CLKDIVBY4) and L136 (CLKDIV2)
L132
CL<_OUT CiOC^,
CLKDIVBY4
Figure 13: Module L132
L136
ClXOlIT
CLKDIV2
Figure 14: Module L136
The clock is divided to avoid increasing the width of the counters LI 30, LI 7, and U2 (U2 
is a clock divider, but it includes a counter as well). For LI30 and LI7, since the clock is 
divided by 8, the counters will increment 8 times slower than a counter with the original 
clock period. If the only logic being driven by the slower clock (signal CLOCK B Y 8 in 
the schematic) was the timeout counter L130, a 13 bit counter would occupy less 
macrocells than one divide-by-4 clock divider, one divide-by-2 clock divider and a 10 bit 
counter. However, the module LI7 also requires a clock divided by 8. The module U2 
requires a clock divided by 4. Rather than increase the width of LI 30 and LI 7 by 3 bits 
each, and rather than increase the width of U2 by 2 bits, 2 clock dividers were used.
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23.2.6 U2 (CLKDIV):
U2
Vhdl code
OWtSOR|UO] CLKOUT
— clkin
CLKDIV
Figure 15: Module U2
To control the minimum on-time of the strobes, a custom VHDL clock divider was 
designed. The clock divider is a simple clocked process which counts to a user-specified 
value before resetting. The VHDL code for the counter is listed below:
library IEEE;
use IEEE.std_logic_1164.all;
entity clkdiv is 
port (
clkin: in STD_LOGIC;
divisor: in integer range 0 to 3;
clkout: out STD_LOGIC := 'O'
) ;
end clkdiv;
architecture clkdiv_arch of clkdiv is
begin
process(clkin,divisor)
variable count : integer range 0 to 7 := 0; 
variable checkval : integer range 0 to 7 := 0;
begin
if clkin'event and clkin = '1' then 
checkval := divisor + 2; 
count := count + 1; 
if count = checkval then
count := 0; 
clkout <= '1';
else
clkout <= 'O'; 
end if;
end if; 
end process;
end clkdiv_arch;
Like the module TOP described above, the module CLKDIV contains one process 
statement. The PROCESS statement implements a clocked process through the line
if clkin'event and clkin 1' then
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The process implements a 3 bit counter (the counter variable COUNT is restricted to the 
range 0 to 7). First the variable CHECKVAL is defined (checkval := divisor + 2). This 
variable is defined as type INTEGER and is assigned a value of the input value + 2. Note 
a technique similar to that employed in module TOP and MANIN[2:0] is used here: the 
user specifies a 2 bit input, and this input is used to determine the value of a 3 bit 
variable. At every positive transition on the input clock CLKIN, the counter variable 
COUNT is incremented (count := count +1). If the variable COUNT is equal to the 
variable CHECKVAL, the output signal is assigned a high value and the counter is reset 
(if count = checkval then...). If the variable COUNT is not equal to the variable 
CHECKVAL, the output signal is kept low.
2.3.2.7 FDs and XOR2
Figure 16: Modules FD and XOR2
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The bus tap LFSR0UT7 is connected to the D input of a D-type flip-flop. A second D 
flip-flop and an XOR gate provide an edge detector for the pseudorandom signal 
LFSROUT7. This edge detector, along with the clock provided by module U2, controls 
the minimum burst length of the strobe. The resulting effect is to output a positive pulse 
whenever the LFSR’s most significant bit transitions. This was necessary in the HZB 
prototype due to the architecture of the strobe light power circuits. The strobe lights are 
120VAC strobes. The only practical power source for the HZB is a battery, so an 
inverter was required. A Whistler 300W inverter was used to convert the -12VDC from 
the battery to the 120VAC required by the strobes. The inverter does not operate 
properly if it is activated for < ~500ms at a time. The DFFs, XOR2 module, and custom 
counter (U2, see above) were included to ensure the inverter would always turn on for a 
minimum (user-controlled) amount of time.
2.3.2.8 OR2
Figure 17: Module OR2
The module OR2 is required to implement the functionality for the
pseudorandom/continuous mode of the strobes. When the input for pin p8 is low, the 
output signal from OR2 is the signal XOROUT (the pseudorandom signal). When the 
input for pin p8 is high, the output signal from OR2 is high. In this way the module OR2 
is used as a switch to allow the output signal that controls the strobes to be either constant 
or pseudorandom, depending on the user’s preference.
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23.2.9 AND2
=D—
AND2
Figure 18: Module AND2
The output from the LFSR edge detector (the output from the OR2 gate described above) 
is used as one input to an AND gate. The AND gate effectively functions as a switch, 
allowing the output of the XOR gate (the pseudorandom sequence) to be connected to the 
output only if the control module TOP signals that the pseudorandom sequence should be 
output. When the signal STROBESTATUS is high, the pseudorandom sequence is 
output from the CPLD as the signal OUTSIG. If the signal STROBESTATUS is low, 
OUTSIG is always low regardless of the state of the pseudorandom generator or the 
position of the continuous/random switch.
2.3.3 Analog Electronics:
The analog electronics consist of the LED indicator lamps with their associated current­
limiting resistors, the switches required for operation of the unit, the relay driver and the
relay.
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2.3.3.1 LEDs
RSTROBE LIED (external)RW
XC9572 270
73
17
pin4 pin44
pin5 pin43
pin6 pin42
pin7 pin41
pinS pin40
pin10 pin39
pin15 pin38
pin 16 pin32
pin17 pin31
pin21 pin30
pin23
TT
37'
31
3TT
23
220 R6<1k
STROBE LED (internal) ?
STROBE STATUS LED (internal)
STROBE STATUS LED (external)
-i JD1uF 1&
PULSE LED (eternal)
Figure 19: LEDs and Pull-up Resistors
The HZB has 5 LED indicator lamps. 2 of the LEDs are located on the electronics board 
(a point-wired board) and 3 of the LEDs are located on the HZB case. Each LED has a 
current limiting resistor of either 220Q or 270Q, depending on what was at hand at the 
time of assembly. The current limiting resistors are required to ensure the 9572 output 
drivers do not exceed the 24mA maximum source current rating for the device.
2.3.3.2 Pull-up Resistors and Switches for MANIN[2:0]
100k
-------- * +---------
SPST (latching)
100k.
SPST (latching)
Figure 20: MANIN[2:0] Driver Circuitry
------« <K- -----
SPST (latching)
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The inputs that control the width of the pulse window (MANIN[2:0], pins 38-40 on the
XC9572) are connected to VCC (+5V) through lOOkQ pull-up resistors. DIP switches
short the inputs to ground when thrown.
2,3.3.3 Inverter and Relay
INVERTER
Figure 22: Inverter
+
Q
Or-j
Figure 21: Relay Driver and Relay
To control the strobe lights, the power to the 12VDC-120VAC inverter is switched by the 
signal on pin 44 of the XC9572 CPLD (signal OUTSIG). The strobes are free-running 
and flash at approximately 10Hz. The power to the strobes is interrupted through use of 
an SPDT relay. The relay coil is not driven directly by the XC9572 CPLD, since the coil 
requires 75mA of current and the maximum source current of the XC9572 drivers is
24mA. To drive the relay, a simple relay driver circuit was used. The circuit consists of 
a 2N2222 transistor with a current limiting resistor connected to the base and the emitter 
shorted to ground. The transistor is in cutoff mode when the applied voltage is 0V, and 
saturates when the voltage applied to the base resistor is 5V. The collector of the 2N2222
is connected to a series current limiting resistor (33Q) to limit coil current, and the relay
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coil is connected in series as well. The 33Q resistor was chosen because the battery
voltage is actually -14.5VDC, and the maximum continuous coil voltage for the relay is 
13.2VDC. The pull-in voltage for the relay is 9VDC and the nominal current is 75mA.
The coil resistance is 160Q, so by Ohm’s law and KirchofFs voltage law:
„ V 14.5K-12K-K 14.5K-12r-0.3KR = — =--------------------=--------------------------- - 30Q
1 0.075A 0.075A
Equation 3: Determination of Relay Coil Current-Limiting Resistor
Where VcEsat is the collector-to-emitter saturation voltage. 33Q is sufficiently close to
30Q for this application, so a 33Q resistor (standard value) was used.
Once the proper current-limiting resistor was chosen, the relay driver circuit was 
simulated using MicroSim DesignLab and PSpice:
0V
R4
M-
1k
14.50 V
Q2
R6
AM-
33
14.50V R5
AM-
160
V3
14.5V
2.383nV
Q2N2222ia
A
V4
vr
Figure 23: Relay Driver Operation with 2N2222 in Cutoff Mode
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-L 1k
120.11 mV
Q1
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| R3
AAA-
33
2 579V R2
AW
160
V1
— 14.5V
Q2N2222
A
V2
Figure 24: Relay Driver Operation with 2N2222 in Saturation Mode
In Figure 24, the voltage across the 160Q resistor (which represents the relay coil) is
~12V. This is within the specification of the relay (maximum continuous coil voltage is
13.2V). If the 33Q coil current limiting resistor were not present, the following circuit
would result:
5V
R1
r-VW
1k
140.74mV
Q1
R2
AW
160
ti V1 
2=214.5 V
817.43rn V
Q2N2222
A
V2
Figure 25: Relay Driver Operation with 2N2222 in Saturation Mode and no Coil 
Current Limiting Resistor
The relay coil would have -14.3V across it, which is clearly outside the maximum coil
current voltage.
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Note that in Figure 24, VcEsat is actually 0.12V, and not the 0.3V originally assumed. 
This is because as more current is pushed into the base, the collector-base-junction 
forward-bias increases, and VcEsat will decrease (Sedra/Smith, page 269). By increasing
the value of the base current-limiting resistor to 9.2kQ (thereby reducing the base
current), the following circuit configuration arises:
R1
W-
9.2k!
Q1
R3 |
am-
33
2.722V R2
4/W
160
V1
-14.5V
V2
767.75mV Q2N2222
Figure 26: Relay Driver Operation with 2N2222 in Saturation Mode and 0.3VCEsat
Note that in the circuit in Figure 25, VcEsat is 0.3V.
In extremely cold conditions (such as those found in Alaska), the battery voltage may 
drop to as low as 12V (see data sheets for BA-5598/U and BA-5590/U). The minimum 
battery voltage to allow the coil to close can be found through the following equation, 
which is an application of voltage division and Kirchoff s voltage law:
y - 97 * 60Q + 33Q +
160Q CEsat
193
160
0.3 = 11.2E
Equation 4: Determination of Minimum Battery Voltage for Relay Activation
5V -Ar
T
0
= 9
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Simulation with DesignLab produces the following result:
Figure 27: Determination of Minimum Battery Voltage for Relay Activation
Note that the relay coil (the 160Q resistor) drops >9V, indicating the relay will continue
to close reliably until the battery voltage is significantly less than 12V. For further 
information on battery performance, refer to section 2.3.4, Power Supply Electronics.
2.3.3.4 Devices Connected to Pin 44
Li.
J
s
Q1
R7
-----7W-
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Q2N2222
STROBE LED (external) 
R4
—wv-
\ 1 270 
XC9572 
—^jpin4 pin44^ STROBE LED (internal)
R6 4k
Figure 28: Devices Driven by Pin 44 of the XC9572 CPLD
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The output from pin 44 of the XC9572 drives 2 LEDs in addition to the relay. An LED is 
mounted to the point-wired board for lab testing immediately after device configuration, 
and an LED is mounted on the HZB case for field-testing. All of these devices (2 LEDs 
and one relay driver circuit) must not draw >24mA of current to avoid exceeding the 
rating of the XC9572. The relay driver circuit consists of a lkQ resistor connected from 
pin 44 to the base of the 2N2222 transistor. The base resistor limits the current flowing 
through the base of the transistor when it is in saturation mode as can be seen through the 
following application of Ohm’s law and Kirchoff s voltage law:
r V 5V-Vrf,T _ _  _ _____ BEsat
’ R~ 1000Q
5E-0.7E
1000Q
= 4.3z?7y4
Equation 5: Relay Driver Transistor Base Current
Simulation with DesignLab, however, showed VBEsat to be -0.8V (Figure 24) and not the 
expected 0.7V. However, VBEsat is usually slightly higher in saturation mode than it is in 
active mode due to the base current producing a sizable ohmic voltage drop across the 
bulk resistance of the base region (Sedra/Smith, page 269).
The sum of the currents sourced from pin 44 must be less than 24mA (Kirchoff s current 
law) as required by the specifications of the XC9572. Therefore the current supplied to 
the 2 LEDs by the XC9572 output driver for pin 44 must be less than 19.7mA. Since the 
LEDs have a forward voltage of 2.7V and the current limiting resistors used for the LEDs
are 270Q and 220Q, applying Kirchoff s current law, Kirchoff s voltage law and Ohm’s
law results in:
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I = /, + / +1 = + U-U + 0.0043 = 12.2mA +10.0mA + 4.3m/l = 26.5/w/f
270 220
Equation 6: Total Current Sourced by Pin 44 of XC9572 CPLD
26.5mA is outside the specification of the output drivers for the XC9572, but when 
implemented it may be within the specification due to manufacturing tolerances.
2.3.3.5 UHF Radio Interface
Figure 29: UHF Radio Pullup Resistor
The UHF radio requires one interface component to allow the XC9572 to receive the 
signal from the radio: a lOOkQ resistor tied to 5VDC. The UHF radio provides an open-
collector output, and to avoid using an opto isolator the UHF radio and the digital control 
electronics must have the same ground. An optoisolator was not used because there was 
no need to separate the power supplies of the UHF radio and the digital control
electronics. The 1OOkQ resistor holds the collector of the output transistor in the UHF
radio at 5 VDC until the transistor saturates. When the UHF radio saturates its output
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transistor, the UHF radio open collector output is brought down to approximately 0.3 V
(VcEsat) and current flows through the lOOkQ resistor. The input voltage range for a low-
level input for the XC9572 is 0V < ViN < 0.8V.
2.3.3.6 DPDT Power Switch
CjJ
1 5
2 .. 6
DPDT
Figure 30: DPDT Power Switch
The main power switch is a dual-pole dual-throw switch. Pins 3 and 4 are the poles, and 
pins 1, 2, 5, and 6 are the throws. When the switch is in the off position, none of the 
poles are connected to any of the throws, and each of the battery circuits is opened (there 
are 2 batteries in the HZB - refer to section 2.3.4, Power Supply Electronics, for further 
details). When the DPDT switch is moved to the On position, pin 3 is connected to pin 5 
and pin 4 is connected to pin 6. The negative terminal of the electronics battery is 
connected to pin 3, and pin 5 connects to the common ground for the digital control 
electronics, UHF radio, LEDs, 556 clock circuitry, relay driver circuitry, relay, and power 
regulators (both the Integrated Switching Regulator and the 7812 linear regulator). Pin 4 
connects to the positive terminal of the inverter battery, and pin 6 connects to the throw 
of the relay that is shorted to the pole when the relay coil is energized.
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When the Test mode of the DPDT switch is selected, pin 3 is left floating since pin 1 is 
not connected to anything. This leaves the electronics driven by the smaller battery 
unpowered. Also, pin 4 is shorted to pin 2. Since the relay coil is not energized (the 
relay driver is unpowered), pin 3 of the relay is shorted to pin 4 of the relay, so the 
inverter is connected to the inverter battery. The inverter receives power, and the strobes
flash.
2.3.3.7 SPDT Random/Continuous Switch
2
1
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Figure 31: SPDT Random/Continuous Switch
This switch controls the flashing mode of the strobes. When pin 1 is connected to pin 2, 
the input to pin 8 of the XC9572 CPLD (signal STROBEMODE) is logic ‘O’. The 
strobes will then flash in a pseudorandom manner as explained in section 2.3.2.8, OR2. 
When pin 1 is connected to pin 3, the input to pin 8 of the CPLD is logic ‘ 1 ’. The strobes 
will then flash continuously, as long as the signal STROBE STATUS is high.
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2.3.4 Power Supply Electronics
2.3.4.1 Batteries
BA-5590/U
Figure 32: Inverter Batteries
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Figure 33: Electronics Batteries
There are 2 separate power supplies in the prototype HZB. The first is a LiSCh battery 
BA-5590/U. The output of the 5590/U is 12V nominal, and the capacity is 14.4Ah at
70°F and 9.5Ah at -40°F. The second power supply is another LiSO2 battery BA-
5598/U. The output of the 5598/U is 12V nominal, and the capacity is 6.25 Ah at -40°F
and 8 Ah at 70°F. This battery was used for the digital control electronics, the relay
driver, the UHF radio, and the LEDs.
The LiSO2 batteries were chosen for several reasons. The batteries are federal stock
items and can be obtained by the Alaska Air National Guard through the federal supply 
system. The BA-5590/U battery is also used by the AKANG in their radios (AN/PRC- 
104 and AN/PRC-119). LiSO2 is a specialized chemistry and is not a consumer battery 
due to its special disposal requirements, but it has many advantages for this application. 
The advantages (from the Battery Reference Book by TR Crompton) are:
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1. Flat discharge curve
2. Efficient discharge over a wide range of current levels
3. Good voltage regulation at the extremes of the discharge load
4. Higher discharge rate at low temperatures than is possible with other battery
chemistries
The LiSO2 batteries are ideal for this application due to their technical performance 
characteristics and their availability to the end-user.
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Figure 34: Discharge Characteristic of l.lAh Mallory LiSO2 Cell at 21°C
Figure 35: Discharge Characteristic of lOAh Mallory LiSO2 Cell at 21°C
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Figure 36: Typical Discharge Characteristics of a Mallory LiSO2 Cell at Various 
Temperatures at Capacity/30 Rate
Figure 37: Discharge Curve of a Mallory LiSO2 Cell at 20°C
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Figure 38: Typical Discharge Characteristics of a Honeywell LiSCh Cell at 21°C
Figures 34-38 above are from the Battery Reference Book by TR Compton, pages 30/8
and 30/9.
Two batteries were used to eliminate noise from the inverter that was affecting the digital 
control electronics. This design decision will be discussed further in section 3.2.11, 
Battery Installation.
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23.4.2 5VDC Supply
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Figure 39: 5VDC Supply
The digital control electronics require a 5VDC supply. This 5VDC supply will provide 
power for all the LEDs (5 LEDs total), the XC9572 CPLD, various pull-up resistors, and 
the 556 IC and associated clock circuitry. Initially a 7805 linear regulator was 
considered, but initial tests showed the current draw for the digital control electronics 
board (which includes the clock circuitry) and the UHF radio to be ~130mA. With a 
130mA discharge and a linear regulator, the current from the BA-5598/U battery used
will be at least 130mA at 14VDC (assuming a temperature of 70°F). The linear regulator
would have a maximum efficiency of 5V/14V = 36%. The lifetime of the battery would
therefore be:
current(A) A3 A
Equation 7: BA-5598/U Lifetime with Linear Regulator
DigiKey sells a product manufactured by Power Trends called an Integrated Switching 
Regulator (ISR) which is meant to replace linear regulators like the 7805 with a switching 
regulator. The ISR switches at 1MHz, requires an input voltage of 7 to 38VDC, and has
an efficiency of 85%. One external component (a lOOpF capacitor on the output side) is
required. To extend the lifetime of the BA-5598/U battery, the Power Trends 5101A
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Integrated Switching Regulator was used. This regulator has 3 pins: input, ground, and 
output. Assuming the digital control electronics are the only device powered by the BA- 
5598/U battery, the ISR extends the lifetime of the BA-5598/U battery to the following
amount:
2 JZ;
lifetime(h) =------- ---.85 = 146A
14K
Equation 8: BA-5598/U Lifetime with Switching Regulator
This will significantly reduce the number of BA-5598/U batteries required by the HZB
over its lifetime.
23.43 12VDC Supply
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Figure 40: 12VDC Supply
The UHF radio requires a 12V supply. The 12V supply used is a 7812 linear regulator.
A linear regulator was used in place of an ISR because the 12V linear regulator has a low 
voltage difference between its input voltage and its output voltage, and the UHF radio 
only draws ~20mA. The maximum efficiency for the 7812 linear regulator is therefore
12/15 = 80%. A lOOpF capacitor is used on the 7812 output to stabilize the supply rail.
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2.3.5 UHF Radio
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Figure 41: UHF Radio
For simple operation of the HZB, a fly-by-night UHF radio is used. This unit is similar 
to the units used to operate runway lighting at uncontrolled airfields (hence the term “fly- 
by-night”). The standard fly-by-night units activate the runway lights when they receive 
2 RF pulses on a certain VHF frequency (dependent on the airport) within approximately 
0.5 second. The units turn the runway lights on for 10 minutes, then the runway lights 
automatically turn off The UHF radio used for this project is a modified version of this 
standard radio as supplied by Sevenburgen Enterprises. The radio has been modified to 
operate on 3 UHF frequencies instead of 1 VHF frequency. The desired channel is 
chosen based on the position of the channel selector switch. The radio as delivered 
operated on 3 frequencies: 150.25MHz (channel 5), 165.0625MHz (channel 8), and 
165.0875MHz (channel 9). When the radio receives 2 pulses at the correct frequency 
within approximately 0.5 seconds, the open collector output of the radio is driven low. 
The open collector output of the radio is connected to a pull-up resistor (lOOkQ, as
discussed above), and to pin 4 of the XC9572 (the input SERIN). Since the digital 
control electronics require one pulse to activate the strobes, the user must push the push- 
to-talk (PTT) switch on the UHF transmitter twice to generate this pulse. If the user
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wishes to turn the HZB strobes off, the PTT switch must be pressed twice quickly, the 
user must pause, and the PTT switch should then be pressed twice quickly again.
2.3.6 Strobe Lights
For the prototype HZB, 2 AC strobe lights were used. The units have a variable flash 
rate (0.5-10Hz). The strobe lights AC plug was connected to the inverter, and the 
inverter’s power switch was left in the on position. Whenever the strobe lights received 
power, they would flash.
2.3.7 Case and Mechanical Components:
The case chosen for the HZB is a .50 caliber ammunition case (~200 rounds). This case 
was chosen for its strength and durability, its size, and its price ($8). All electronics were 
mounted inside the case. The only external components are:
1. 3 indicator LEDs (strobe, status, and receiver pulse)
2. tuned antenna (150-162)
3. UHF radio channel selection switch
4. SPDT switch for strobes (controls pseudorandom/continuous flash mode)
5. Dual SPDT switch for mode (On/Off/Test)
6. Dual AC strobe lights
The prototype HZB can be seen in the photographs on the following pages (the tripod 
used is a standard camera tripod):
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Figure 42: HZB Mounted on Tripod (1)
Figure 43: HZB Mounted on Tripod (2)
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Figure 44: HZB Controls
Figure 45: HZB Mounted on Tripod (3)
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The digital control electronics board is mounted on the inside of the top of the ammo case
with plastic standoffs:
Figure 46: Digital Control Electronics Board
The board is a Radio Shack prototyping board that is point-wired when required. The 
board is a PCB and has horizontal rows of 3 holes connected with the copper from the 
PCB. When more than 3 connections are required, or when a connection from one 3 hole
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junction to another needs to be made, point-to-point wiring with 24 gauge solid core
copper wire is used. This can be seen in the following photograph:
Figure 47: Back of Digital Control Electronics Board
The digital electronics board contains the Xilinx XC9572 CPLD (along with a 44 pin 
PLCC to DIP adapter), the 556 clock and associated circuitry, the ISR and its passive 
components, the 7812 and its passive components, 2 LEDs, the relay driver circuitry, and 
all the passive components required for the HZB with the exception of the relay and the
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components mounted on the ammo case. The digital electronics board is connected with 
the rest of the electronics through a 10 wire harness as detailed above in the schematic.
The rest of the internal components are mounted in the following manner:
Figure 48: HZB Internal Components
Each component is held in place by double-sided tape. The strobe lights are mounted
external to the ammo case and may be swiveled for visibility.
CHAPTER III
ASSEMBLY AND LABORATORY TESTING:
3.1 Xilinx Simulation
The first component to be tested was the XC9572 CPLD. This device was initially tested
in the Xilinx Foundation Series simulator.
3.1.1 Clock Dividers
The first parts of the XC9572 to be tested were the clock dividers:
Figure 49: Clock Divider Operation with 800ms Minimum Strobe Burstlength
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Note that in the simulation results in Figures 49-52 above, the period of the clock that
drives the DFFs varies according to the user-specified input BURSTLENGTH.
3.1.2 Operation of HZB in “On” Mode
In the following figure, the strobes are in the On state (STROBE STATUS). No input 
pulses are being sent to the unit (SERIN is low), and the minimum BURSTLENGTH
specified by the user is 1.2s (BURSTLENGTH =1). The strobes are being activated and
deactivated in a pseudorandom fashion (OUTSIG). The timeout counter is incrementing
(L130.Q OUT0), and the strobe mode selector switch is in the random position 
(STROBEMODE).
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3.1.3 Operation of HZB During Off to On Transition
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Figure 54: HZB Transition from Off to On With Minimum Window Size
Figure 55: HZB Transition from Off to On with Maximum Window Size
Figures 54 and 55 illustrate the HZB being turned on at the 2 extremes of MANIN[2:0]. 
MANIN[2:0] controls the width of the window used to determine if the user is
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commanding the HZB to turn off or on. If 2 pulses occur on the input SERIN within the 
window specified by MANIN[2:0], the unit will turn the strobes off. If no second pulse 
arrives within the window MANIN[2:0] after the first pulse, the HZB will turn the 
strobes on. Details of the operation can be found in section 2.2.2, Operation, and section 
2.3.2.1, TOP. Figures 54 and 55 illustrate the delay in the HZB response caused by the 
signal format: since the HZB must wait for the window to close before turning the unit 
on, there will always be a delay between the user commanding the HZB to turn the 
strobes on and the activation of the strobes. A non-causal design was considered, but 
after further investigation the extreme cost of the non-causal design did not justify the 
elimination of the strobe activation delay.
3.1.4 User-Commanded Strobe Deactivation
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Figure 56: User-Commanded Strobe Deactivation
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Figure 56 illustrates the HZB’s activity when the user commands the strobes to turn off. 
Two pulses on the input SERIN occur within the window specified by MANIN[2:0]. 
Since MANIN[2:0] is decimal 7, the window is 2s. The positive-going transitions for 
both pulses on SERIN are clearly within a 2s window, so after receiving the second 
positive-going pulse, the HZB commands the strobes to turn off (OUTSIG and 
STROBESTATUS go low).
3.1.5 Automatic Strobe Deactivation
When the LI30 counter reaches the value decimal 374, the strobes will deactivate.
Decimal 374 is equivalent to 5 minutes (see section 2.3.2.3, LI30). The following figure
illustrates the automatic deactivation of the strobes when the timer reaches 374:
Figure 57: Automatic Deactivation of Strobes
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3.1.6 Strobe Behavior in Continuous Mode
Figure 58: Strobe Behavior in Continuous Mode
In the previous simulations, the strobes were always in random mode. In this mode, the 
SPDT switch from section 2.3.3.7, SPDT Random/Continuous Switch, is set to Random 
(OV). The logic ‘0’ input allows the pseudorandom sequence from the output of the 
XOR2 gate (section 2.3.2.7, FDs and XOR2) to exit the XC9572 and control the strobes. 
In Figure 59, the strobes are in continuous mode. The SDPT switch is set to 5V, and the 
logic ‘ 1 ’ forces the strobes to remain on continuously as long as commanded by the 
module TOP. The variable OUTSIG in Figure 58 is continuous; in Figure 53 OUTSIG is
pseudorandom.
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3.2 Laboratory Assembly and Testing
3.2.1 XC9572 Installation and Configuration Testing
The first testing procedure produced the first problem: the XC9572 CPLD would not 
configure. To configure the CPLD, the XC9572 was mounted in the Aries footprint 
converter (PLCC44 to DIP44) and this unit was mounted to the Radio Shack prototype
board.
Figure 59: Aries PLCC44 to DIP44 Adapter with XC9572 CPLD
The VCC and GND pins for the XC9572 were connected to a Hewlett-Packard power 
supply (5V), and a 6 pin header required to connect the CPLD to the configuration cable 
was connected to the CPLD on the point-to-point board. When configuration was 
attempted, the JEDEC programmer reported a "boundary scan detection problem" and 
would not configure the CPLD. The problem was traced to a lack of capacitance in the 
immediate vicinity of the XC9572 across the power supply rails. The internal CPLD 
switching that occurs during configuration (and indeed during operation of the CPLD)
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requires a stabilizing capacitor on the supply rails for the XC9572. A 0.1 pF electrolytic
capacitor was placed across the rails close to pins 31 and 32 (GND and VCC, 
respectively). This eliminated the configuration problem.
3.2.2 Internal LED Installation
Once it was determined that the XC9572 was being configured properly, the internal
LEDs (connected to pins 43 and 44) were mounted to the point-to-point board to verity
operation of the XC9572.
Figure 60: Internal LEDs
The XC9572 clock input was driven with an external Stanford Research Systems signal
generator, and the SERIN input was driven with a pullup resistor and a momentary SPST
switch. The remaining inputs (MANIN[2:0] and BURSTLENGTH[1:O]) were connected 
to VCC to provide a known input. The LEDs flashed as predicted by the Xilinx
simulator.
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3.2.3 Clock Construction
Figure 61: Clock Circuitry
The next step involved the 556 clock circuitry. The oscillator was designed as mentioned 
above (Chapter 2). Since an electrolytic capacitor is used in the clock, this circuit needed 
to be tested since electrolytic capacitors have a wide tolerance. The tested period of the 
556 circuit was 100ms, which is the desired period. This period will likely change with 
time as the capacitor ages, and it will also change with temperature. Neither of these 
effects requires a change in the 556 circuitry, since the HZB is not timing-sensitive. If 
the timing reference changes, the unit will just operate faster or slower. This is
acceptable in the HZB.
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3.2.4 Integrated Switching Regulator
After testing the clock circuitry, the ISR was added to the point-to-point wired board.
The ISR was physically attached to the board, and the 1 OOpF capacitor was connected
across its output terminals.
Figure 62: Integrated Switching Regulator
The power supply was connected to the input terminals of the ISR, and the power supply 
voltage was changed to 12 V. After the voltage across the output terminals of the ISR 
was checked (5.00V), the ISR was connected to the power supply traces on the point-to- 
point board. The operation of the XC9572 with the ISR was checked, and the unit
performed without errors.
3,2.5 MANIN[2:01 Inputs
The DIP switches for the MANIN[2:0] input to the XC9572 and their pull-up resistors
were then added to the board.
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Figure 63: MANIN[2:0] Pullup Resistors and DIP Switches
Once these components were in place, proper operation of the board was checked by 
varying the settings of the 3 DIP switches and observing that the 2 pulse window for the 
input SERIN varied in length according to the simulation results presented in the design 
section (Chapter 2).
3.2.6 Relay Driver Installation
Figure 64: Relay Driver Installation
The next step involved integrating the relay with the electronics. The relay driver was
constructed (the 2N2222, lkQ base resistor, and 33Q collector resistor) and the base
resistor was connected to pin 44 of the XC9572. The relay was observed to switch
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synchronous with the LED for pin 44, as expected. The current draw of the components 
connected to pin 44 was then checked to ensure the current rating of the output drivers of 
the XC9572 was not being exceeded. The current draws were as follows:
Table 3: Measured Current Flow for Pin 44 Devices
Component Current Draw (mA)
Internal LED 4.8
External LED 4.0
Relay Driver 2.2
The total amount of current sourced from pin 44 was only 11 .OmA. According to the 
design (Equation 6), 26.5mA of current should have been sourced from pin 44. The 
voltage at pin 44 was checked in an attempt to determine the cause of the discrepancy.
The voltage at pin 44 when pin 44 was driven high was 3.0V. The design voltage was 
5.0V. The first items checked to determine the cause of the low voltage were the devices 
driven by pin 44. One or more of them might have been driving pin 44 low. After all the 
devices driven by pin 44 were disconnected, the high voltage from pin 44 was found to 
be 3.7V. This value was still substantially below the design voltage of 5V. The other 2 
outputs of the XC9572 were also checked: pins 43 (STROBE STATUS OUT) and 42 
(RADIOOUT) were opened and their output voltage was also found to be 3.7V when 
they were driven high. The next suspects were the floating pins in the XC9572. Standard 
design practice is to ground all unused IO pins, but since the HZB was a work in progress 
this was not done. Fortunately the Xilinx design software offers an option to ground all
unused IO pins:
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Figure 65: Implementation Options
By default, this option is not selected. After creating a new JEDEC file with this option
selected and configuring the CPLD with the new file, the output voltages were still low.
The next item that was checked to determine the cause of the low output voltage was pin
32 of the XC9572. For the XC9572 in the PLCC package, this pin controls the Vccio
voltage (Appendix 1, XC9572 Data Sheet). This voltage was 5.0V, so a low Vccio
voltage did not cause the low output voltage.
The solution was finally obtained from Xilinx Technical Support. Page 3-32 of the 
XC9572 data sheet (Appendix 1, XC9572 Data Sheet) specifies a minimum value of 
2.4V for the Output High Voltage for 5V Operation (Voh). In effect, when the XC9572 
drives an output pin high and Vccio is 5V, the highest guaranteed voltage is 2.4V (this
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value is high enough to provide a logic ‘ 1 ’ to both TTL and CMOS logic). Designing the 
relay driver and LED circuits to a 5V specification assumes that the output high voltage 
would be the same as the Vccio voltage. Fortunately the components all functioned
properly, even though the design voltage was incorrect. Now, there was no chance of 
exceeding the maximum current rating of the XC9572 output drivers!
3.2.7 Inverter Installation
Once the relay was connected, the inverter was connected to the relay. A separate power 
supply was used to power the inverter. The relay switch, inverter, and power supply were
all connected in series. When the unit was tested, the fan in the inverter was observed to
switch on and off synchronous with the pin 44 LED. A multimeter was connected to the 
outputs of the inverter and the output voltage of the inverter was observed to switch 
between 120VAC and 0V synchronous with the pin 44 LED.
3.2.8 Strobe Installation
After the inverter’s operation was confirmed, the strobes were plugged into the relay. 
The AC wall plugs on the strobes were cut off with wire cutters, the strobe wires were
threaded through holes in the ammo case, and 90° plugs were installed for added
clearance inside the case. The strobes were then observed to switch on and off with the
pin 44 LED.
71
3.2.9 UHF Radio Installation
To this point, all user input to the HZB’s digital control electronics was accomplished 
through the SPST momentary switch connected to the SERIN input. The integration of 
the UHF radio was the next step. The radio’s open collector output was first connected to 
a pull-up resistor to +12V, and the UHF radio was connected to a power supply. The
UHF radio was connected to the 150-162MHz antenna, and a multimeter was connected
to the open collector output. The UHF radio was observed to drive the open collector 
output low after it had received 2 pulses in quick succession from a handheld UHF radio. 
The pull-up resistor was then connected to a +5 V source and proper operation of the UHF
radio was again confirmed. The UHF radio was integrated into the HZB, and with a 12V
source powering the HZB radio a handheld UHF radio was used to operate the HZB.
Proper operation of the UHF radio and the rest of the HZB electronics was confirmed 
when the HZB responded to user commands from the UHF radio.
3.2.10 UHF Radio Power Supply
Figure 66: +12V UHF Radio Power Supply Installation
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The next step involved creating a 12V power supply for the UHF radio. The battery
voltage would vary around 14.5V at 70°F, so the 7812 linear regulator was then
integrated into the rest of the HZB. The 7812 was connected to the UHF radio, and the 
entire HZB now operated from one 15VDC power supply. The 7812 supplied 24mA to
the UHF radio.
3.2.11 Battery Installation
Finally the batteries were integrated into the HZB. Special connectors were required for 
these batteries; these connectors were integrated into the wiring harness. Initially one 
battery was used to power the entire unit. The battery used was the BA-5590/U, since it 
had a greater capacity than the BA-5598ZU. After significant testing, the unit behaved 
erratically. The unit would frequently shut itself off when the strobes were activated. 
Occasionally the HZB would spontaneously turn off when the strobes were not used as 
well! My first suspicion was the single power supply. The inverter is probably a noisy 
device, and may be corrupting the power delivered to the XC9572. Definitely something 
was affecting the XC9572, since the XC9572 is the controller for the HZB. The power 
switch for the inverter was moved to the off position, and there were no more problems 
with the HZB spontaneously turning itself off. The second battery (BA-5590ZU) was 
then integrated into the HZB. The 5598 was connected to the strobes, and the 5590 was
connected to the rest of the electronics in the HZB. The HZB then operated properly 
with the inverter switch in the on position and the strobes disconnected from the inverter.
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The HZB still would spontaneously shut off if the strobes were connected to the inverter, 
however. Earlier, when the strobes were first received, they were tested in a standard 
wall outlet. The strobes were observed to affect the picture on a computer monitor if they
were too close to the monitor.
The strobe light is a tube of xenon gas. The tube has an electrode at each end and a 
trigger wire close to one end. The electrodes have a large potential difference between 
them (-300V), and when a high voltage trigger (several kV) is applied to the trigger wire,
some xenon molecules are ionized. The ionization results in an avalanche effect that
creates many xenon ions and the xenon gas suddenly becomes a conductor. Current
flows from one electrode to the other, and this causes a flash of blue-white light from the
xenon flash tube as the freed electrons recombine with the xenon ions and the xenon gas 
returns to its rest state. This procedure also generates a strong electric field in the 
immediate vicinity of the strobe. This electric field was interfering with the UHF radio. 
The electromagnetic interference (EMI) is not confined to the channels the UHF radio
receives; the noise is broadband. The level of the EMI, however, was enough to cause
the UHF radio to interpret the noise as a pulse from a UHF radio. This problem was
exacerbated by the placement of the strobes and the antenna: the initial placement had the
strobes in the maximum gain portion of the antenna! The effect of the EMI could be
clearly seen on the PULSE LED. Every time the strobes stopped flashing, the PULSE 
LED indicated SERIN was being driven low for !4 second. Whenever the strobes started 
or stopped flashing, the UHF radio received a pulse.
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Shielding the strobes with aluminum foil tested the hypothesis that the strobes were
causing EMI that was interfering with the UHF radio. When the strobes were fully 
shielded, the HZB did not exhibit any erratic behavior. The unit functioned normally. A 
new ammo case was procured, and all the HZB electronics were moved to the new case.
The antenna was mounted on smallest side of the case, and the strobes were mounted on
the largest sides of the case. This configuration is the one used in the pictures of the HZB 
in this document. This placement moved the noise source to a lower gain portion of the 
antenna pattern, and also provided for some shielding of the antenna by the case. As an
additional precaution, custom aluminum shields for the strobes were fabricated. Once
these repairs were in place, the HZB functioned as expected.
3.2.12 Final Laboratory Testing
3.2.12.1 BA-5598/U Lifetime
The final tests consisted of determining the lifetime of the HZB. The circuit of the BA- 
5598/U battery that supplies the power for all the electronics except for the inverter was 
interrupted with a multimeter and current flow from the battery was 184mA when the coil 
of the relay was energized. When the relay coil was not energized, the battery supplied
96mA. The BA-5598/U’s rating is 8Ah at 70°F with a 500mA load (Appendix 8, BA-
5598/U Data Sheet). Assuming an average load of 150mA and an 8Ah rating for the 
battery, the lifetime of the BA-5598/U battery is 8/0.15 = 53 hours.
The ISR provided 150mA at 5VDC for all the components powered by 5V (556 clock 
and associated circuitry, XC9572, LEDs, relay driver). The CPLD consumed 144mA of
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the current from the ISR. The data sheet for the XC9572 (Appendix 1) shows that in 
high-performance mode the CPLD should consume approximately 125mA of power. By 
changing the CPLD to low power mode, power consumption should drop to 
approximately 65 mA. Configuring the CPLD in low power mode can extend the lifetime 
of the BA-5598/U significantly.
3.2.12.2 BA-5590/U Lifetime
The inverter draws 2A when the strobes are active. The BA-5590/U’s capacity is 
14.4Ah, so the expected lifetime of the BA-5590/U is 7 hours of continuous flashing. 
Assuming a duty cycle of 1/6, the lifetime of the BA-5590/U is approximately the same 
as the lifetime of the BA-5598/U. In practice, the duty cycle will vary based on usage. 
Most likely, the BA-5590/U will have to be replaced either before or after the BA-
5598/U.
CHAPTER IV
FIELD TESTING
4.1 Field Testing Introduction
The HZB was tested in a field test on 20-27 July 1998. AFRL/SNJT and AFRL/SNZ 
scheduled a TDY to the 210th Air Rescue Squadron, Kulis ANGB, Anchorage, AK. Mr. 
Gus Reed, Mr. Bob Gill (AFRL/SNZW), the 210th ARS and I field-tested the HZB. 
Before initiating the HZB field test, the unit was tested in the mission planning room of 
the 210th ARS. During the initial testing, one of the strobe lights ceased functioning. 
Ideally, both strobe lights would be operational for the field test, so the rest of the day 
was spent searching Anchorage for a similar strobe light. Fortunately, an electronics 
store in a mall in Anchorage stocked the proper strobe and had one unit left. The unit 
was purchased and integrated with the rest of the HZB in the avionics lab of the 210th.
Once the new strobe was installed, the AFRL/SNJT personnel (Capt Baumbach, Mr. 
Reed, Mr. Gill) were briefed on the capabilities of the HH-60 and the day’s mission plan. 
The aircraft used for the test of the HZB was the alert aircraft for the day. This aircraft is 
on immediate notice for rescue in Anchorage and the surrounding area (Denali, etc.) The 
crew complement consisted of the HH-60 pilot and copilot, 2 HH-60 flight engineers, 2 
pararescuemen (PJs), and the 3 AFRL personnel. The PJs are required since non-210th
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ARS personnel would be deploying in remote areas and July is bear season (the PJs were 
equipped with 12 gauge shotguns with slugs and radios to communicate with the HH-60).
4.2 Initial Tests
After loading the equipment, the HH-60 took off and flew to the remote landing site 
(landing zone - LZ). The terrain in southern Alaska is marsh, with some dry areas. The 
first LZ we attempted to land in was too wet (water immediately filled the skids of the 
HH-60). The second LZ was damp but not too damp for our testing.
Figure 67: Landing Zone for HZB Field Tests
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The PJ and Gus Reed deployed with the HZB and prepared the HZB on the edge of the
LZ.
Initial tests consisted of range testing for the HZB: the HH-60 hovered approximately 
400 feet off the ground and slowly side-slipped away from the HZB to determine the
maximum range at which the handheld UHF radio could activate the HZB. The effective 
radio range is >1 mile, which far exceeds any training requirement. The strobes are no 
longer visible after approximately !6 mile. Both of these range restrictions (strobe 
visibility and radio range) exceed the requirements of the unit.
Figure 68: HZB with PJ and Gus Reed
The strobes were also tested with red filters to more accurately simulate the color of the 
muzzle flash of an AK-47 assault rifle. The filters did effectively change the spectrum of
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the strobes, but they reduced the visibility of the strobes as well. Since the HZB will be 
used in the infiltration/exfiltration portion of a flight plan, the HH-60 will always be 
within the range limitations of the HZB when the crew attempts to use the HZB.
4.3 Acquisition Tests
After the initial range tests, the test crew activated the HZB and made some practice 
landings in the clearing, attempting to determine the point at which they visually acquired
the HZB.
Figure 69: HH-60 Inbound to LZ during Field Testing
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After one of these landings, Gus Reed boarded the aircraft and I exited the aircraft to 
monitor the tests from the perspective of the HZB. Further passes with the HH-60 were 
done, and the HH-60 crew reported on strobe visibility.
Figure 70: HH-60 during a Low-Level Pass over the LZ
Finally, the PJ and I moved the HZB to an alternate location to obtain a more realistic
crew response, since once the crew acquired the HZB on one landing, they knew where
to expect the HZB on future landings.
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Figure 71: New HZB Location (1)
The crew found the HZB after searching for a few seconds.
4.4 Final Field Tests
For the final series of tests the HH-60 left the local area to practice low-level flight down
a river corridor, and the strobe was moved to a new location. Since both the PJ and I
were wearing BDUs and the LZ contained 3’ growth, we decided to hide in plain sight 
off to the side of the LZ (away from the area in which the HH-60 was landing). The next 
time the HH-60 approached the LZ, the crew picked the beacon out after a few extra 
seconds of searching. Additional runs were not possible because the crew noticed a
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female black bear and 3 cubs slowly approaching. The HH-60 quickly landed and we
terminated the test.
Figure 72: New HZB Location (2)
Figure 73: HZB in Final Field Testing Location
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4.5 Debriefing Preparation
After the flight back to Kulis ANGB, the HH-60 crew and PJs were debriefed. The test 
was declared a success by all involved, and we obtained specific feedback from the HH- 
60 crew and PJs. This feedback will be discussed in Chapter 5, Conclusions and
Recommendations.
CHAPTER V
CONCLUSIONS AND RECOMMENDATIONS
5.1 Debriefing Overview
Due to the performance of the HZB during the field test, the test was declared a success. 
The unit was operated within the range requirements and fulfilled the functional 
requirements of the 210th.
5.2 Debriefing
During the debriefing of the HH-60 aircrew, several feedback items were discussed:
5,2.1 Strobe Visibility
The visibility of the strobes is good, but the placement of the units is poor. The units are 
located on the side of the ammo case and are too easy to smack when moving the HZB.
5.2.2 UHF Radio Performance
The UHF radio sensitivity is good, but channel selection is poor. Channels 8 and 9 are 
effectively one channel for the UHF radio used in the HZB. When the handheld UHF 
radio is activated on channel 8, the HZB responds as long is it is set to channel 8 or 9. 
Similarly, if the handheld is set to transmit on channel 9, the HZB will respond if its
receiver is set to channels 8 or 9.
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5.2.3 Digital Control Electronics Timeout Period
The current timeout period of 5 minutes is too long. The timeout period should be 
changed to 2 minutes.
5.2.4 Elimination of Remote Shutoff
Since the timeout period will be significantly shortened, there is no requirement for a 
remote off feature in the HZB. The HZB should only be activated by the UHF radio; it 
should deactivate the strobes only as a result of its timeout clock.
5.2.5 Battery Requirements
The unit should use one battery, if possible.
5.3 Planned HZB Modifications
As a result of these feedback items, the following modifications will be made to the HZB:
5,3.1 DC Strobes
The current strobe configuration (dual 120VAC strobes and an inverter) will be replaced
with 12 or 24VDC strobe units. One candidate is the FDC-ET strobe from
Diversitronics. This strobe requires an input voltage of 12-28VDC for the power supply 
and a voltage of 5-28VDC for the strobe trigger. The FDC-ET’s 2 main strengths are the 
DC power capability and its external trigger. The external trigger allows the FDC-ET to 
be driven directly by the XC9572 CPLD.
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After the HZB was transported back to the AFRL, the unit was again tested. On this final
test one strobe never activated and the other strobe unit flashed 5 times and then never
flashed again. A total of 3 strobes failed during the course of the HZB testing. The 
constant failure of the strobes is another argument for replacing the 120V AC strobes with 
12 or 24VDC units. The failure of the 120V AC units may be due to the switching of the 
inverter (the inverter might be delivering a voltage spike on tum-on). Initial tests with 
the Diversitronics FDC-ET strobes are promising
(http://www.diversitronics.com/catalog/006.html).
Figure 74: Diversitronics FDC-ET Strobe
The FDC-ET uses a lOOpF capacitor for energy storage and discharge across the xenon
strobe lamp. When powered by a 12VDC power supply, the maximum flash rate of the
FDC-ET was 1Hz. This was too slow for the HZB, so the lOOpF capacitor was replaced
with a lOpF capacitor. The capacitors were ordered from DigiKey since they required a
working voltage of 450VDC (special order). With the new capacitor, the FDC-ET was 
able to operate at a 10Hz rate when powered by a 12VDC supply. The FDC-ET draws 
400mA when operated from a 12VDC supply regardless of the flash rate used.
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Another strobe unit being considered is the M200 strobe from Aeroflash
(http://www.aeroflash.eom/strobe.html#ultralow) . This unit is designed for high- 
vibration environments and is a durable unit. The main advantage of the M200 is the 
remote-mount strobe light. The strobe head consists of a Xenon strobe tube that is coiled 
twice and potted with a high-temperature plastic. A Pyrex cover protects the bulb.
Figure 75: Aeroflash M200 Strobe
Initial tests with the M200 proved promising. The unit operated at a 1Hz rate. Aeroflash 
confirmed that the strobe fires when the storage capacitor reached its maximum design
voltage (180V). In an attempt to increase the flash rate of the M200, the 180pF capacitor
was replaced with a 22pF capacitor. The flash rate did increase, but it was still only 2-
3Hz. The brightness of the strobe decreased by a large amount as well. lOpF and 33pF
capacitors also failed to produce the desired combination of intensity and flash rate.
Since the flash rate was not high enough and the intensity was too low, the M200 by itself
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cannot fulfill all the requirements for the HZB strobe. Any further attempts to increase 
the flash rate will only result in additional decreases in strobe intensity.
Ideally, the HZB strobe would combine the external trigger of the FDC-ET and the 
remote strobe tube of the M200. This combination was attempted after verifying with 
Aero flash that the M200 strobe unit is rated to 450V (the FDC-ET electronics charge the 
storage capacitor to 420V). Unfortunately, the FDC-ET electronics failed to trigger the 
M200 strobe. Based on information from http://www\misty.com/ don/xeguide.html#tv, 
the trigger voltage for the M200 strobe is likely higher than the trigger voltage for the 
FDC-ET strobe, since the M200 tube is longer than the FDC-ET tube.
The reduced power consumption of the FDC-ET strobes (400mA per strobe, 800mA 
total) make them more suitable for the HZB than the AC strobes and inverter, which drew
a total of 2A.
5.3.2 UHF Radio Specifications
The UHF radio will be replaced with a unit that has better channel selectivity.
5.3.3 Timeout Period Change
The timeout period of the digital electronics will be changed. This can be accomplished 
by changing the comparator LI38 (refer to section 2.3.2.3). The original comparator 
value for LI38 is decimal 374 (5 minutes). This comparator value will be reduced to 
decimal 374/2.5 = 150. Since decimal 150 can be represented with 8 bits, the module
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LI38 can be changed to an 8 bit comparator, and the module LI30 can be changed to an
8 bit counter.
5.3.4 Remote-Off Function Elimination
By eliminating the remote off feature of the HZB, the VHDL in module TOP will be 
significantly shortened. TOP no longer needs to start counting after receiving the first 
pulse, because there is only one signal that is transmitted via the SERIN line: the turn-on 
signal. This will also eliminate the input MANIN[2:0], since the window will be 
eliminated. This will further simplify the unit.
5.3.5 Battery Elimination
Originally, the HZB contained 2 batteries, as described in section 2.3.6. One of the 
batteries (BA-5590/U) contains 2 cells that may be wired in series or in parallel. For the 
prototype, the cells were wired in parallel. For the next version, the battery BA-5598/U 
may be eliminated and the individual cells in the BA-5590/U may be used as separate 
power supplies. However, since the inverter will be eliminated from the next HZB, there 
may no longer be a requirement for separate power supplies for the strobes and the rest of 
the electronics. This will make maintenance of the HZB a simpler task, because only one 
battery will have to be replaced.
5.3.6 Cold Weather Power Supply Performance
One design issue, especially for an Alaskan unit, is the HZB’s cold weather performance. 
Currently, a 7812 linear regulator is used to power the UHF radio. The 7812’s minimum
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input voltage requirement is 14.5V. The BA-5590/U LiSO2 battery chemistry has 
excellent performance, but as can be seen on the BA-5590/U data sheet, the battery will 
not maintain the required voltage at temperatures lower than 70°F. The power supply for
the UHF radio will need to be modified because the UHF radio was tuned with a stable
12VDC supply and variations in power supply voltage will affect the tuning of the UHF 
radio. One possible solution is to drive the UHF radio with unregulated power directly 
from the battery and test the UHF radio over a range of temperatures. If the UHF radio 
functions properly, there is no need to use power supply circuitry.
5.3.7 PCB
Another change to the next version of the HZB is the use of a PCB. The current 
prototype uses a prototyping board which is also point-wired (see section 2.3.7). Future 
versions can be made more durable by mounting all the electronics on a custom PCB, 
which will be designed in-house or by a local vendor.
5.3.8 Micropower Electronics
The current HZB draws approximately 200mA from the BA-5598/U battery. To extend 
the lifetime of the HZB battery, the UHF radio circuitry may be redesigned. Micropower 
circuitry would prove useful here, and could extend the battery lifetime by orders of 
magnitude. In this implementation, all electronics would be deactivated except for the 
radio. When the radio received a pulse, electronics independent of the XC9572 (which 
draws -100mA at 5VDC) would activate all the electronics in the HZB. This could be
implemented with a simple timer circuit - after a given period of time, the entire HZB
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would deactivate. This would remove the pulse-sensing function from the XC9572. An 
additional increase in battery life may be accomplished by reducing the number of LEDs 
in the “production” HZB. The LEDs are useful for testing purposes, but once the 
production HZB design is finalized the requirement for the internal LEDs is eliminated.
5.3.9 Laser Detection
Another improvement will be the addition of a laser sensor (PIN, photodarlington, etc) to 
detect the presence of an IR laser. The 210th ARS will purchase the GCP-2 tactical 
aimer/pointer for use on their door guns. This device uses an 820nm (near infrared) 
semiconductor laser for target designation, aiming, and night-vision illumination (for use 
with night-vision goggles). The planned sensor for the HZB will be able to detect when 
this laser illuminates the HZB and the HZB will turn itself off, simulating a kill.
5.3.10 Output Drivers
As discussed in section 3.1.7, the output drivers for the XC9572 CPLD do not provide a 
full 5V signal for a logic ‘1 ’. Since the output voltage minimum specification is 2.4V, 
and the maximum possible output voltage is 5.0V (Vccio), the output drivers in the next 
HZB should have pull-up resistors or buffers to ensure control over the output high 
voltage.
5.3.11 Miscellaneous Improvements
Further improvements for the HZB include permanently mounting the components 
internal to the HZB to increase durability, and minimizing the number of external
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components. Ideally, the unit would be weatherproofed as well (the current prototype is a 
proof-of-concept demonstrator). The digital control electronics board (the point-wired 
board seen in Figures 46 and 47) will be mounted in its own case internal to the ammo
case.
APPENDIX 1: XILINX XC9572 DATA SHEET
£ XILINX’ XC9572 In-System Programmable CPLD
October 28, 1997 (Version 2.0) Product Specification
Features
• 7.5 ns pin-to-pin logic delays on all pins
• ^CNT to 125 MHz
• 72 macrocells with 1,600 usable gates
• Up to 72 user I/O pins
• 5 V in-system programmable (ISP)
- Endurance of 10,000 program/erase cycles
- Program/erase over full commercial voltage and 
temperature range
• Enhanced pin-locking architecture
• Flexible 36V18 Function Block
- 90 product terms drive any or all of 18 macrocells 
within Function Block
- Global and product term clocks, output enables, set 
and reset signals
• Extensive IEEE Std 1149.1 boundary-scan (JTAG) 
support
• Programmable power reduction mode in each 
macrocell
• Slew rate control on individual outputs
• User programmable ground pin capability
• Extended pattern security features for design protection
• High-drive 24 mA outputs
• 3.3 V or 5 V I/O capability
• PCI compliant (-7, -10 speed grades)
• Advanced CMOS 5V FastFLASH technology
• Supports parallel programming of more than one 
XC9500 concurrently
• Available in 44-pin PLCC, 84-pin PLCC, 100-pin PQFP 
and 100-pin TQFP packages
Description
The XC9572 is a high-performance CPLD providing 
advanced in-system programming and test capabilities for 
general purpose logic integration. It is comprised of four 
36V18 Function Blocks, providing 1,600 usable gates with 
propagation delays of 7.5 ns. See Figure 2 for the architec­
ture overview.
Operating current for each design can be approximated for 
specific operating conditions using the following equation: 
•cc (mA) =
MChp (1.7) + MClp (0.9) + MC (0.006 mA/MHz) f 
Where:
MChp = Macrocells in high-performance mode 
MC|_P = Macrocells in low-power mode 
MC = Total number of macrocells used 
f = Clock frequency (MHz)
Figure 1: Typical lcc vs. Frequency for XC9572
Power Management
Power dissipation can be reduced in the XC9572 by config­
uring macrocells to standard or low-power modes of opera­
tion. Unused macrocelis are turned off to minimize power 
dissipation.
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XC9572 In-System Programmable CPLD
X5921
Figure 2: XC9572 Architecture
Note: Function Block outputs (indicated by the bold line) drive the I/O Blocks directly
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£ XILINX
Absolute Maximum Ratings
Symbol Parameter Value Units
vcc Supply voltage relative to GND -0.5 to 7.0 v
V|N DC input voltage relative to GND -0.5 to Vcc + 0.5 v
VTS Voltage applied to 3-state output with respect to GND -0.5 to Vcc + 0.5 V
tstg Storage temperature -65 to+150 °C
tsol Max soldering temperature (10 s @ 1/16 in = 1.5 mm) +260 °C
Warning: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are 
stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under 
Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods 
of time may affect device reliability.
Recommended Operation Conditions1
Symbol Parameter Min Max Units
VCCINT Supply voltage for internal logic and input buffer 4.75
(4.5)
5.25
(5.5)
V
VCCIO Supply voltage for output drivers for 5 V operation 4.75 (4.5) 5.25 (5.5) V
Supply voltage for output drivers for 3.3 V operation 3.0 3.6 V
V|L Low-level input voltage 0 0.80 V
V|H High-level input voltage 2.0 VCCINT +0-5 V
v0 Output voltage 0 VCCIO V
Note: 1. Numbers in parenthesis are for industrial temperature range versions.
Endurance Characteristics
Symbol Parameter Min Max j Units
lDR Data Retention 20 - Years
Npe Program/Erase Cycles 10,000 - Cycles
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XC9572 In-System Programmable CPLO
DC Characteristics Over Recommended Operating Conditions
Symbol Parameter Test Conditions Min Max Units
VOH Output high voltage for 5 V operation Iqj-I = -4.0 mA
Vqq = Min
2.4 V
Output high voltage for 3.3 V operation Iqh = *3-2 mA
Vqq — Min 2.4
V
_jO
>
Output low voltage for 5 V operation Iql = 24 mA
Vqq = Min
0.5 V
Output low voltage for 3.3 V operation Iql = 10 mA
Vqq = Min
0.4 V
'IL Input leakage current Vqq = Max
V|fj = GND or Vqq
±10.0 pA
'IH I/O high-Z leakage current Vqq = Max 
^IN = GND or Vqq
±10.0 pA
CIN I/O capacitance V,N = GND 
f = 1.0 MHz
10.0 PF
•cc Operating Supply Current 
(low power mode, active)
V, = GND, No load 
f = 1.0 MHz
65 (Typ) ma
AC Characteristics
Symbol Parameter
XC9572-7 XC9572-10 XC9572-15
Units
Min Max Min Max Min Max
*PD I/O to output valid 7.5 10.0 15.0 ns
'su I/O setup time before GCK 5.5 6.5 8.0 ns
«H I/O hold time after GCK 0.0 0.0 0.0 ns
'co GCK to output valid 5.5 6.5 8.0 ns
fCNT’ 16-bit counter frequency 125 111 95 MHz
'SYSTEM 2 Multiple FB internal operating frequency 83 67 56 MHz
'psu I/O setup time before p-term clock input 1.5 2.5 4.0 ns
'ph I/O hold time after p-term clock input 4.0 4.0 4.0 ns
'pco P-term clock to output valid 9.5 10.5 12.0 ns
'OE GTS to output valid 7.0 10.0 15.0 ns
lOD GTS to output disable 7.0 10.0 15.0 ns
'POE Product term OE to output enabled 13.0 15.5 18.0 ns
lPOD Product term OE to output disabled 13.0 15.5 18.0 ns
'WLH GCK pulse width (High or Low) 4.0 4.5 5.5 ns
Note: 1. fcNT *s the fastst 16-bit counter frequency available, using the local feedback when applicable. 
fcNT is also the Export Control Maximum flip-flop toggle rate, fyo^.
2. fsYSTEM is the internal operating frequency for general purpose system designs spanning multiple FBs.
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£ XIUNX
Figure 3: AC Load Circuit
Output Type VCCIO VTEST Ri r2 Cl
5.0 V 5.0 V 160 Q 120 £1 35 pF
3.3 V 3.3 V 260 n 360 n 35 pF
X5906
I
Internal Timing Parameters
Symbol Parameter
XC9572-7 XC9572-10 XC9572-15
Units
Min Max Min Max Min Max
Buffer Delays
’lN Input buffer delay 2.5 3.5 4.5 ns
’GCK GCK buffer delay 2.5 3.0 3.0 ns
’GSR GSR buffer delay 4.5 6.0 7.5 ns
’GTS GTS buffer delay 7.0 10.0 15.0 ns
’out Output buffer delay 2.5 3.0 4.5 ns
’en Output buffer enable/disable delay 0.0 0.0 0.0 ns
Product Term Control Delays
’PTCK Product term clock delay 4.0 3.5 2.5 ns
’PTSR Product term set/reset delay 2.0 2.5 3.0 ns
’PTTS Product term 3-state delay 10.5 12.0 13.5 ns
Internal Register and Combinatorial delays
’PDI Combinatorial logic propagation delay 0.5 1.0 3.0 ns
’SUI Register setup time 3.5 3.5 3.5 ns
’HI Register hold time 2.0 3.0 4.5 ns
’coi Register clock to output valid time 0.5 0.5 0.5 ns
’aoi Register async. S/R to output delay 6.5 7.0 8.0 ns
’rai Register async. S/R recovery before clock 7.5 10.0 15.0 ns
’logi Internal logic delay 2.0 2.5 3.0 ns
’logilp Internal low power logic delay 10.0 11.0 11.5 ns
Feedback Delays
»F FastCONNECT matrix feedback delay 6.0 8.5 11.0 ns
’LF Function Block local feeback delay 2.0 2.5 3.5 ns
Time Adders
’PTA3 incremental Product Term Allocator delay 1.0 1.0 1.5 ns
’slew Slew-rate limited delay 4.0 4.5 5.0 ns
Note: 3. tPTA is multiplied by the span of the function as defined in the family data sheet.
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XC9572 In-System Programmable CPLD
XC9572 I/O Pins
Function
Block Macrocell
PC
44
PC
84
PQ
100
TQ
100
BScan
Order Notes
Function
Block Macrocell
PC
44
PC
84
PQ
100
TQ
100
BScan
Order Notes
1 1 - 4 18 16 213 3 1 - 25 43 41 105
1 2 1 1 15 13 210 3 2 11 17 34 32 102
1 3 - 6 20 18 207 3 3 - 31 51 49 99
1 4 - 7 22 20 204 3 4 - 32 52 50 96
1 5 2 2 16 14 201 3 5 12 19 37 35 93
1 6 3 3 17 15 198 3 6 - 34 55 53 90
1 7 - 11 27 25 195 3 7 - 35 56 54 87
1 8 4 5 19 17 192 3 8 13 21 39 37 84
1 9 5 9 24 22 189 [1] 3 9 14 26 44 42 81
1 10 - 13 30 28 186 3 10 - 40 62 60 78
1 11 6 10 25 23 183 [1] 3 11 18 33 54 52 75
1 12 - 18 35 33 180 3 12 - 41 63 61 72
1 13 - 20 38 36 177 3 13 - 43 65 63 69
1 14 7 12 29 27 174 [1] 3 14 19 36 57 55 66
1 15 8 14 31 29 171 3 15 20 37 58 56 63
1 16 - 23 41 39 168 3 16 - 45 67 65 60
1 17 9 15 32 30 165 3 17 22 39 60 58 57
1 18 - 24 42 40 162 3 18 - - 61 59 54
2 1 - 63 89 87 159 4 1 - 46 68 66 51
2 2 35 69 96 94 156 4 2 24 44 66 64 48
2 3 - 67 93 91 153 4 3 - 51 73 71 45
2 4 - 68 95 93 150 4 4 - 52 74 72 42
2 5 36 70 97 95 147 4 5 25 47 69 67 39
2 6 37 71 98 96 144 4 6 - 54 78 76 36
2 7 - 76 5 3 141 [2] 4 7 - 55 79 77 33
2 8 38 72 99 97 138 4 8 26 48 70 68 30
2 9 39 74 1 99 135 [1] 4 9 27 50 72 70 27
2 10 - 75 3 1 132 4 10 - 57 83 81 24
2 11 40 77 6 4 129 [1] 4 11 28 53 76 74 21
2 12 - 79 8 6 126 4 12 - 58 84 82 18
2 13 - 80 10 8 123 4 13 - 61 87 85 15
2 14 42 81 11 9 120 [3] 4 14 29 56 80 78 12
2 15 43 83 13 11 117 4 15 33 65 91 89 9
2 16 - 82 12 10 114 4 16 - 62 88 86 6
2 17 44 84 14 12 111 4 17 34 66 92 90 3
2 18 - - 94 92 108 4 18 - - 81 79 0
Notes: [1] Global control pin
[2] Global control pin GTS1 for P284, PQ100, and TQ100
[3] Global control pin GTS1 for PC44
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EXILINX
XC9572 Global, JTAG and Power Pins
Pin Type PC44 PC84 PQ100 TQ100
I/O/GCK1 5 9 24 22
I/O/GCK2 6 10 25 23
I/O/GCK3 7 12 29 27
I/O/GTS1 42 76 5 3
1/O/GTS2 40 77 6 4
l/O/GSR 39 74 1 99
TCK 17 30 50 48
TDI 15 28 47 45
TDO 30 59 85 83
TMS 16 29 49 47
VCCINT 5 V 21,41 38,73,78 7,59,100 5,57,98
Vccio 3.3 V/5 V 32 22,64 28,40,53,90 26,38,51,88
GND 10,23,31
8,16,27,42,
49,60
2,23,33,46,64,71,
77,86
100,21,31,44,62,69,
75, 84
No Connects — —
4,9,21,26,36,45,48,
75, 82
2,7,19,24,34,43,46,
73, 80
October 28, 1997 (Version 2.0) 3-35
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XC9572 In-System Programmable CPLD
Ordering Information
XC9572 -7 PQ100C
Device Type — 
Speed —
Temperature Range 
Number of Pins 
Package Type
Speed Options
-15 15 ns pin-to-pin delay 
-10 10 ns pin-to-pin delay 
-7 7.5 ns pin-to-pin delay
Packaging Options
PC44 44-Pin Plastic Leaded Chip Carrier (PLCC) 
PC84 84-Pin Plastic Leaded Chip Carrier (PLCC) 
PQ100 100-Pin Plastic Quad Flat Pack (PQFP) 
TQ100 100-Pin Very Thin Quad Flat Pack (TQFP)
Temperature Options
C Commercial 0°C to 70°C
I Industrial -40°C to 85°C
Component Availability
Pins 44 84 100
Type Plastic
PLCC
Plastic
PLCC
Plastic
PQFP
Plastic
TQFP
Code PC44 PC84 PQ100 TQ100
XC9572
-15 C.l C,l C.l C,l
-10 c,l C.l C.I C,l
-7 c c c C
C = Commercial = 0° to +70°C I = Industrial = -40° to 85°C
3-36 October 28, 1997 (Version 2.0)
APPENDIX 2: 7812 LINEAR REGULATOR DATA SHEET
Semiconductor
February 1995
LM78XX Series Voltage Regulators
N a t i o n a I
General Description
The I M78XX series of three terminal regulators is available 
with several fixed output voltages making them useful in a 
wide range of applications. One of these is local on card 
regulation, eliminating the distribution problems associated 
with single point regulation. The voltages available allow 
these regulators to be used in logic systems, instrumenta­
tion, HiFi, and other solid state electronic equipment. Al­
though designed primarily as fixed voltage regulators these 
devices can be used with external components to obtain 
adjustable voltages and currents.
The LM78XX series is available in an aluminum TO-3 pack­
age which will allow over 1.0A load current if adequate heat 
sinking is provided. Current limiting is included to limit the 
peak output current to a safe value. Safe area protection for 
the output transistor is provided to limit internal power dissi­
pation. If internal power dissipation becomes too high for 
the heat sinking provided, the thermal shutdown circuit 
takes over preventing the IC from overheating. 
Considerable effort was expanded to make the LM78XX se­
ries of regulators easy to use and mininize the number
of external components. It is not necessary to bypass the 
output, although this does improve transient response. Input 
bypassing is needed only if the regulator is located far from 
the filter capacitor of the power supply.
For output voltage other than 5V, 12V and 15V the LM117 
series provides an output voltage range from 1.2V to 57V.
Features
■ Output current in excess of 1A
■ Internal thermal overload protection
■ No external components required
■ Output transistor safe area protection
■ Internal short circuit current limit
■ Available in the aluminum TO-3 package
Voltage Range
LM7805C 5V
LM7812C 12V
LM7815C 15V
LM
78XX Series Voltage R
egulators
Schematic and Connection Diagrams
Metal Can Package 
TO-3 (K) 
Aluminum
TL/H/7746-2
Bottom View
Order Number LM7805CK,
LM7812CK or LM7815CK 
See NS Package Number KC02A
Plastic Package 
TO-220 (T)
Order Number LM7805CT, 
LM7812CTor LM7815CT 
See NS Package Number T03B
TL/H/7746-1
© 1995 National Semiconductor Corporation TL/H/7746 RRD-B30M115/Printed in U. S. A.
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Absolute Maximum Ratings
If Military/Aerospace specified devices are required. Maximum Junction Temperature
please contact the National Semiconductor Sales (K Package) 150*C
Office/Olstrlbutors for availability and specifications. (T Package) 150’C
Input Voltage (Vo = 5V, 12V and 15V) 35V Storage Temperature Range -65’C to - 150'C
Internal Power Dissipation (Note 1) Internally Limited Lead Temperature (Soldering, 10 sec.)
Operating Temperature flange (Ta) 0’Cto+70’C TO-3 Package K 300’C
TO-220 Package T 230‘C
Electrical Characteristics LM78XXC (Note 2) 0eC £ T] £ 125’C unless otherwise noted.
Output Voltage 5V 12V 15V
UnitsInput Voltage (unless otherwise noted) 10V 19V 23V
Symbol Parameter Conditions Min i Typ | Max Min | Typ | Max Min | Typ | Max
Vo Output Voltage Tj = 25’C, 5 mA i l0 £ 1A 48 5 5.2 11.5 12 12.5 14.4 15 15.6 V
PD £ 15W, 5 mA £ lo £ 1A
Vmin V|N £ VMAX
4.75 5.25
(7.5 £ V,N £ 20)
11.4 12.6
(14.5 £ V|N £ 27)
14.25 15.75
(17.5 £ Vin £ 30)
V
V
AV0 Line Regulation Io - 500 mA Tj = 25’C 
av,n
3 50
(7 £ V|N £ 25)
4 120
14.5 £ V|N £ 30)
4 150
(17.5 £ V|N £ 30)
mV
V
O’C £ Tj £ +125’C 
av,n
50
(8 £ V,N £ 20)
120
(15 £ V,N £ 27)
150
(18.5 £ V,N £ 30)
mV
V
Io £ 1A Tj = 25’C
AV,n
50
(7.5 £ V,N £ 20)
120
(14.6 £ V|N £ 27)
150
(17.7 £ VtN £ 30)
mV
V
O’C £ Tj £ + 125’C 
AVin
25
(8£V,N£ 12)
60
(16 £ V,N £ 22)
75
(20 £ V,N £ 26)
mV
V
AVO Load Regulation Tj = 25’C 5 mA £ Iq £ 1.5A
250 mA Iq £ 750 mA
10 50
25
12 120
60
12 150
75
mV
mV
5 mA <. Iq £ 1A, O’C £ Tj <. + 125’C 50 120 150 mV
•o Quiescent Current Iq S 1A Tj - 25’C
O’C £ Tj £ + 125’C
8
8.5
8
8.5
8
8.5
mA
mA
AIq Quiescent Current 
Change
5 mA £ lo £ 1A 0.5 0.5 0.5 mA
T) = 25’C, l0 £ 1A
Vmin £ V)N £ VMAx
1.0
(7.5 £ V|N £ 20)
1.0
(14.8 £ V|N£ 27)
1.0
(17.9 £ ViN £ 30)
mA
V
lo £ 500 mA, O’C £ Tj £ + 125’C 
Vmin £ Vin £ VMAx
1.0
(7 £ V,N £ 25)
1.0
(14.5 £ V|N£ 30)
1.0
(17.5 £ V|N £ 30)
mA
V
Vn Output Noise Voltage Ta = 25’C, 10 Hz £ f £ 100 kHz 40 75 90 pV
AV|N Ripple Rejection ( lo £ 1A, Tj = 25’C or 
f = 120 Hzl l0 £ 500 mA
I O’C £ Tj £ + 125’C 
Vmin £ V|N £ vMAx
62 80
62
(8 £ V,N £ 18)
55 72
55
(15£V,N£25)
54 70
54
(18.5 £ V,m £ 28 5)
dB
dB
V
AVout
Ro Dropout Voltage 
Output Resistance 
Short-Circuit Current 
Peak Output Current 
Average TC of Vqut
Tj — 25’C, Iout ” 1A 
f- 1 kHz
Tj - 25’C
Tj = 25’C
O’C £ Tj £ + 125’C, lo = 5 mA
2.0
8
2.1
2.4
0.6
2.0
18
1.5
2.4
1.5
2.0
19
1.2
2.4
1.8
V
mil
A
A
mV/’C
V|N Input Voltage 
Required to Maintain 
Line Regulation
Tj = 25’C, l0 £ 1A 7.5 14.6 17.7 V
Note 1: Thermai resistance of the TO-3 package (K, KC) is typically 4*C/W (unction to case and 35*CZW case to ambient Thermal resistance of the TO-220 
package (T) is typically 4*C/W junction to case and 50*C/W case to ambient
Note 2: AH characteristics are measured with capacitor across the inout ot 0.22 nF, and a capacitor across the output of 0.1 p.F. All characteristics except noise 
voltage and nppie refection ratio are measured usng pulse techniques (t, i 10 ms. duty cycle £ 5%). Output voltage changes due to changes n internal 
temperature must be taken into account separately.
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Typical Performance Characteristics
AMBIENT TEMPERATURE ( Cl
Maximum Average Power 
Dissipation Peak Output Current
3.5
3
S 2S
0.5
0
I
AVOUT
—
» 100
r-
mV
V 25 C 0’C-
Tj.l
A
0 5 10 ,5 20 25 30 35
INPUT TO OUTPUT DIFFERENTIAL (VI
JUNCTION TEMPERATURE ( C)
Ripple Rejection Ripple Rejection
Output impedance
1 • 120 Hz
— VIN_WOUT * 8 Voc ♦ 3.5 Vrmi--------
'OUT ■ '*
Tj • 25*C
■1 1 1
9 5 10 15 20 25
OUTPUT VOLTAGE (V)
Dropout Voltage Dropout Characteristics
Quiescent Current Quiescent Current
JUNCTION TEMPERATURE CC)
------T—1---------
VOUT'SV
Ti’ 25*C
5 10 ,5 20 25 30 35
INPUT VOLTAGE (VI
TL/H/7746-4
3
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Typical Performance Characteristics
AMBIENT TEMPERATURE ( C|
Peak Output Current
0 2S 50 25
AMBIENT TEMPERATURE ( Cl
JUNCTION TEMPERATURE ( C)
Ripple Rejection Ripple Rejection
Output Impedance
1*120 Ht
— VIN-VOUT • B Vue ♦ 3.5 Vrmj--------
•out • '*
Tj *25*C
1 i I 1
9 5 ,0 IS 20 25
OUTPUT VOLTAGE (VI
Dropout Voltage Dropout Characteristics
Quiescent Current Quiescent Current
JUNCTION TEMPERATURE CC) INPUT VOLTAGE (VI
TL/H/7746-4
3
104
4
105
Physical Dimensions inches (millimeters)
0.420 - 0.440
Aluminum Metal Can Package (KC)
Order Number LM7805CK, LM7812CK or LM7815CK 
NS Package Number KC02A
5
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Physical Dimensions inches (millimeters) (Continued)
NS Package Number T03B
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT 
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL 
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 
systems which, (a) are intended for surgical implant 
into the body, or (b) support or sustain life, and whose 
failure to perform, when properly used in accordance 
with instructions for use provided in the labeling, can 
be reasonably expected to result in a significant injury 
to the user.
2. A critical component is any comporent of a life 
support device or system whose failure to perform can 
be reasonably expected to cause the failure of the life 
support device or system, or to affect its safety or 
effectiveness.
& National Semiconductor National Semiconductor National Semiconductor National SemiconductorCorporation Europe Hong Kong Ltd. Japan Ltd.1111 West Bardin Road Fax: (+49) 0-180-530 85 86 13th Floor, Straight Block. Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge@tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (+49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: ( + 49) 0-180-532 78 32 Hong Kong
Frangais Tel: (+49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (+49) 0-180-534 16 80 Fax: (852) 2736-9960
National does not assume any responsibility tor use ol any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
APPENDIX 3: 556 DUAL TIMER DATA SHEET
National Semiconductor
February 1995
LM556/LM556C Dual Timer
General Description
The LM556 Dual timing circuit is a highly stable controller 
capable of producing accurate time delays or oscillation. 
The 556 is a dual 555. Timing is provided by an external 
resistor and capacitor for each timing function. The two tim­
ers operate independently of each other sharing only Vcc 
and ground. The circuits may be triggered and reset on fall­
ing waveforms. The output structures may sink or source 
200 mA.
Features
■ Direct replacement for SE556/NE556
■ Timing from microseconds through hours
■ Operates in both astable and monostable modes
■ Replaces two 555 timers
■ Adjustable duty cycle
■ Output can source or sink 200 mA
■ Output and supply TTL compatible
■ Temperature stability better than 0.005% per °C
■ Normally on and normally off output
Applications
■ Precision timing
■ Pulse generation
■ Sequential timing
■ Time delay generation
■ Pulse width modulation
■ Pulse position modulation
■ Linear ramp generator
LM
556/LM
556C D
ual Tim
er
t?
Schematic Diagram
Dual-In-Line and Small Outline Packages
Order Number LM556J or LM556CJ 
See NS Package Number J14A
Order Number LM556CM 
See NS Package Number M14A
Order Number LM556CN 
See NS Package Number N14A
© 1995 National Semiconductor Corporation TL/H/7852 RAD-B30M115/Printed in U. S. A.
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Absolute Maximum Ratings
If Military/Aerospace specified devices are required, Storage Temperature Range - 65°C to +150°C
please contact the National Semiconductor Sales Soldering Information
Office/Distributors for availability and specifications. Dual-ln-Line Package
Supply Voltage +18V Soldering (10 seconds) 260°C
Power Dissipation (Note 1) Small Outline Package
LM556J, LM556CJ 1785 mW Vapor Phase (60 seconds) 215’C
LM556CN 1620 mW Infrared (15 seconds) 220°C
Operating Temperature Ranges See AN-450 “Surface Mounting Methods and Their Fffect
LM556C 0°C to + 70°C on Product Reliability” for other methods of soldering sur-
LM556 - 55'C to +125°C face mount devices.
Electrical Characteristics (TA = 25’C, VCc = +5Vto + 15V, unless otherwise specified)
Parameter Conditions LM556 LM556C Units
Min Typ Max Min Typ Max
Supply Voltage 4.5 18 4.5 16 V
Supply Current 
(Each Timer Section)
Vcc = 5V, R|_ — °°
Vcc = 15V, RL = °o 
(Low State) (Note 2)
3
10
5
11
3
10
6
14
mA
mA
Timing Error, Monostable
Initial Accuracy
Drift with Temperature
Accuracy over Temperature 
Drift with Supply
Ra = 1k to 100 kH, C = 0.1 piF, 
(Note 3)
0.5
30
1.5
0.05
0.75
50
1.5
0.1
%
ppm/’C
%
%/V
Timing Error, Astable
Initial Accuracy
Drift with Temperature 
Accuracy over Temperature 
Drift with Supply
Ra, Rb = 1k to 100 kn,
C = 0.1 p.F, (Note 3)
1.5
90
2.5
0.15
2.25
150
3.0
0.30
%
ppm/’C
%
%/V
Trigger Voltage Vcc = 15V
Vcc = 5V
4.8
1.45
5
1.67
5.2
1.9
4.5
1.25
5
1.67
5.5
2.0
V
V
Trigger Current 0.1 0.5 0.2 1.0 P’A
Reset Voltage (Note 4) 0.4 0.5 1 0.4 0.5 1 V
Reset Current 0.1 0.4 0.1 0.6 mA
Threshold Current VTH = V-Control (Note 5)
VTH = 11.2V
0.03 0.1
250
0.03 0.1
250
/xA
nA
Control Voltage Level and 
Threshold Voltage
Vcc = 15V
Vcc = 5V
9.6
2.9
10
3.33
10.4
3.8
9
2.6
10
3.33
11
4
V
V
Pin 1,13 Leakage Output High 1 100 1 100 nA
Pin 1,13 Sat
Output Low
Output Low
(Note 6)
Vcc = 15V, I = 15 mA
Vcc = 4.5V, I = 4.5 mA
150
70
240
100
180
80
300
200
mV
mV
2
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Electrical Characteristics (Ta = 25*C, Vcc = + 5Vto +15V, unless otherwise specified) (Continued)
Parameter Conditions LM556
LM556C
Units
Min Typ Max Min Typ Max
Output Voltage Orop (Low) Vcc = 15V 
■sink = 10 mA 
■sink = 50 mA 
■sink “ 100 mA 
■SINK = 200 mA
Vcc ~ 5V 
■sink = 8 mA 
■sink = 5 mA
0.1
0.4
2
2.5
0.1
0.15
0.5
2.25
0.25
0.1
0.4
2
2.5
0.25
0.25
0.75
2.75
0.35
V
V
V
V
V
V
Output Voltage Drop (High) ■SOURCE ~ 200 mA, Vcc “ 15V 
■SOURCE ~ 100 mA, Vcc ~ 15V 
Vcc = 5V
13
3
12.5
13.3
3.3
12.75
2.75
12.5
13.3
3.3
V
V
V
Rise Time of Output 100 100 ns
Fall Time of Output 100 100 ns
Matching Characteristics
Initial Timing Accuracy
Timing Drift with Temperature 
Drift with Supply Voltage
(Note 7)
0.05
±10
0.1
0.2
0.2
0.1
±10
0.2
2.0
0.5
%
ppm/"C
%/V
Note 1: For operating at elevated temperatures the device must be derated based on a + 15O*C maximum function temperature and a thermal resistance of 
70-C/W (Ceramic), 77*C/W (Plastic DIP) and 1KTC/W (SO-14 Narrow).
Note 2: Supply current when output high typically 1 mA less at Vcc ” SV.
Note 3; Tested at Vcc - 5 V and Vcc “ ’SV.
Note 4: As reset voltage lowers, timing is inhibited and then die output goes low.
Note 5: This wSI determne the maximum value of R* + RB tor 15V operatxxi. The maximum total (R* + RB) is 20 Mft.
Note 6: No protection against excessive pm 1, 13 current is necessary providing the package dissipation rating win not be exceeded.
Note 7: Matching characteristics refer to the difference between performance characteristics of each timer section.
Note 8: Refer to RETS556X drawing for specifications of mkitary LMS56J version.
3
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Typical Performance Characteristics
Minimum Pulse Width 
Required for Triggering
LOWEST VOLTAGE LEVEL OF TRIGGER PULSE IX Vccl
S ,0 1S
SUPPLY VOLTAGE (V)
High Output Voltage vs 
Output Source Current
'sound (mA)
Low Output Voltage vs 
Output Sink Current
Low Output Voltage vs 
Output Sink Current
s
LOWEST VOLTAGE LEVEL OF TRIGGER PULSE IX VCcl
Output Propagation Delay vs 
Voltage Level of Trigger Pulse
LOWEST VOLTAGE LEVEL OF TRIGGER PULSE (X Vcc>
Discharge Transistor 
(Pin 1,13)
Voltage vs Sink Current
Discharge Transistor (Pin 1,13) 
Voltage vs Sink Current
4
Ill
Physical Dimensions inches (millimeters)
Ceramic Dual-In-Line Package (J)
Order Number LM556J or LM556CJ 
NS Package Number J14A
(0.254 - 0.508) X4S
i
0.008 - 0.010 
(0.203 — 0.254) 
TYP ALL LEADS
8“ MAX TYP 
ALL LEADS
0.053 -0.069
S.O. Molded Package (M) 
Order Number LM556CM 
NS Package Number M14A
5
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LM
55
6/
LM
55
6C
 D
ua
l T
im
er Physical Dimensions inches (millimeters) (Continued)
Molded Dual-In-Line Package (N) 
Order Number LM556CN 
NS Package Number N14A
LIFE SUPPORT POLICY
NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT 
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL 
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 
systems which, (a) are intended for surgical implant 
into the body, or (b) support or sustain life, and whose 
failure to perform, when properly used in accordance 
with instructions for use provided in the labeling, can 
be reasonably expected to result in a significant injury 
to the user.
2. A critical component is any component of a life 
support device or system whose failure to perform can 
be reasonably expected to cause the failure of the life 
support device or system, or to affect its safety or 
effectiveness.
National Semiconductor National Semiconductor National Semiconductor National Semiconductor
Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: ( + 49) 0-180-530 85 86 13th Floor, Straight Block. Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwgeetevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: ( + 49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (+49) 0-180-532 78 32 Hong Kong
Frangais Tel: (+49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (+49) 0-180-534 16 80 Fax: (852) 2736-9960
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
APPENDIX 4: GCP-2 TACTICAL AIMER/POINTER DATA SHEET
SYSTEM DESCRIPTION AND FEATURES
The Combat Commander’s Tactical Aimer/Pointer 
(CCT-Aimer) combines the best features of 
NVEC’s highly successful GCP-1A/1B and the US 
Army’s AN/PAQ-4 weapon aimer. The CCT-Aimer 
may be used as a hand-held pointer as well as an 
illuminator for marking and illuminating targets for 
night strike. The added weapon mount and 
zeroing functions significantly enhance combat 
utility.
With the CCT-Aimer mounted on an individual or 
crew-served weapon, the user has numerous 
options. Use it to aim the weapon at targets within 
its maximum range, mark a hard target for air 
strike, or illuminate and identify small targets at 
closer range. In addition to weapon mounting, the 
CCT-Aimer may be hand-held, vehicle-mounted, 
attached to night vision camera or used with a 
night sight or SOFLAM to extend target acquisition 
range. US Army and USMC helicopter crews have 
used long-range IR aimers with forward and 
side-firing weapons. With the CCT-Aimer installed 
on a door-gun, its broadened beam may be used 
to find and illuminate a hasty landing zone (LZ).
SAFETY EVALUA TIONS
US Army, Navy and Air Force Laboratories have 
tested this laser and can provide information on 
their characteristics and safe operation. For 
details, contact NVEC.
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Signal can be seen by opposing 
force using night vision devices.
<® AA Battery Operation 
® High Power, Long Range 
® Adjustable Beam Diameter 
o Small, Lightweight, Hand-Held 
• Optional Remote Control Switch 
® New, Selectable Eye-Safe Mode
Beam Modulation: Continuous Wave (C 
Beam Shape: Rectangular 
FDA Laser Classification: lllb
Eye-Safety Features: Power switch safe 
cover, eye-safe laser training safety sele 
Power Source: 2/AA-size batteries 
Weight in Ounces (g): 5 (143)
■xport regulated by State Department, ITAR, Title
Kit Includes: GCP-2 with lens cover, eye-safe laser training safety selector, Picatinny (Weav 
(GCP-2/2A-V1)or V-Block Mount (GCP-2/2A-V2), 2/AA-size batteries, operator’s manual, soft 
remote control switch (RCS-12).
Remarks/Options/Accessories: The CCT-Aimer meets the requirements of CFR 1040a(2) a
115
DoD exemption number E177-101DoD, 26 June 1976. The supplied RCS-12, Remote Contro 
(12") long. Custom-length remote control cables are available through special order.
MODEL NUMBER-
Wavelength [8*30 nanometer830 nanometers:
•0 Milliwatts'Tm1Power Output
Range in Metei
Beam
2-Degree’Beam
10-Degree Beam
Table of Contents What's New GSA Catalog Info Request Spare Parts Home
Copyright 1998, Night Vision Equipment Company
Please report problems to webmaster@nvec-niqht-vision.com
APPENDIX 5: XC9572 FITTING REPORT HIGHLIGHTS
XACT: version Ml.4.12
Design Name: newgun 
Fitting Status: Successful
****************************
Xilinx Inc.
Fitter Report
Date: 7-13-98, 5:31PM
Resource Summary ****************************
Design
Name
newgun
Device
Used
XC9572-7-PC44
Macrocells
Used
64 /72 { 88%)
Product Terms 
Used
232/360 ( 64%)
Pins
Used
11 /34 ( 32%)
PIN RESOURCES:
Signal Type Required Mapped | Pin Type Used Remaining
Input 7
------ 1
7 1 I/O : 5 23
Output 3 3 I GCK/IO : 3 0
Bidirectional 0 0 I GTS/IO : 2 0
GCK 1 1 | GSR/IO : 1 0
GTS 0 0 I
GSR 0 0 I
Total 11 11
GLOBAL RESOURCES:
Signal 'CLK' mapped onto global clock net GCK1. 
Global output enable net(s) unused.
Global set/reset net(s) unused.
POWER DATA:
There are 64 macrocells in high performance mode (MCHP). 
There are 0 macrocells in low power mode (MCLP).
There are a total of 64 macrocells used (MC).
End of Resource Summary
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**************************** Device Pin Out ****************************
Device : XC9572-7-PC44
< C R T T T S 0 0 V I
0 L I I I I I U U C N
> K N E E E G T T C 0
/6 5 4 3 2 1 44 43 42 41 40 \
BURSTLENGTH<1> 1 7 39 | MANIN1
$Net00007 1 8 38 | MANIN2
TIE 1 9 37 | TIE
GND 1 io 36 | TIE
TIE 1 11 XC9572-7-PC44 35 | TIE
TIE 1 12 34 | TIE
TIE 1 13 33 | TIE
TIE 1 14 32 | VCC
TDI 1 15 31 I GND
TMS 1 16 30 | TDO
TCK 1 17 29 | TIE
\ 18 19 20 21 22 23 24 25 26 27 28 /
T T T V T G T T T T T
I I I C I N I I I I I
E E E C E D E E E E E
Legend : TIE = Tie pin to GND or board trace driven to va
VCC = Dedicated Power Pin
GND = Dedicated Ground Pin
TDI = Test Data In, JTAG pin
TDO = Test Data Out, JTAG pin
TCK = Test Clock , JTAG pin
TMS = Test Mode Select, JTAG pin
**************************** Compiler Options ★★★★★★★★★★
Following is a list of all global compiler options used by
Device(s) Specified
Use Timing Constraints
Ignore Assignments In Design File 
Create Programmable Ground Pins 
Use Advanced Fitting
Use Local Feedback
Use Pin Feedback
Default Power Setting
Default Output Slew Rate
Guide File Used
Multi Level Logic Optimization 
Timing Optimization 
Power/Slew Optimization 
High Fitting Effort 
Automatic Wire-ANDing 
Xor Synthesis 
D/T Synthesis
XC9572-7-PC44
ON
OFF
OFF
ON
OFF
OFF
STD
FAST
NONE
ON
ON
OFF
ON
ON
ON
ON
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Use Boolean Minimization : ON 
Use Global Nets : ON 
Collapsing pterm limit : 20 
Collapsing input limit : 36
APPENDIX 6: BA-5590/U DATA SHEET
Post-it* Fax Note 7671 DMe/&jl4|5i^ pages* 4-
From'T>.
CoJDept -----------------
F“* “fts-sz.
LITHIUM/
SULFUR DIOXIDE 
PRIMARY 
BATTERY SYSTEM
BA-5590/U
NSN: 6135-01-036-3495
mss
Weight (max):
ications 5§|-'
2.25 lbs; 1021 gr.
Weight of Li: 24 gr.
Dimensions: Figure 1
Battery Case: Plastic
Construction: 10 cells connected in 2 groups of 5 cells in series provid­
ing 2 nominal 12-volt sections at connector. These sections 
con be connected in series (for 24 volts) in porallel 
(for 12 volts), or used os two separate 12-volt units.
Voltage: Nominal OCV: 12.0 or 24.0 volts
•* Max. OCV: 15.25 jor 30.5 voltsNominol (0 500 mo): 13.5 or 27.0 volts
Cut-off: 10.0 or 20.0 volts
Rated Capacity (ot 500 ma discharge): 708F(21*C]: 12 volts mode 15 Ah
24 volts mode 7.5 Ah
-20*F (-29°C): 12 volts mode .9.5 Ah
24 volts mode 4.75 Ah
Fuse: A slow blow 2.25 Amp non-reploceoble fuse is 
incorporated in the negative leg of each series 
group of cells.
High Temperature Switch: A normally closed high temperature switch or thermal Fuse 
is incorporated into each series leg of cells. It will open ot 
91°±4*C (189°-196’F) and is non-resetable and non- 
replaceable.
Diode: A diode is incorporated into the positive leg of each 
series group of cells to prevent charging or flow of current 
into the bottery.
CDD: A aevice consisting of a manually activated switch and
(Optional) resistors designed to discharge the battery to 0 volts is built 
in the battery
Moting Connector; ITT Cannon CA 110821-6
Specifications
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S A F T;
119
120
BA-5590
' . '^ Figoro 4: Typical Drain ROte vj Capacity;
BBSiaiiiiiiB^raBiiiiiiDflnHiiiii'
o rnHnaiMmrasBfliBiiiiGBHSniiii#
• BaB®aBj!i5iSSSB5SS|Siahs^WIII!
t x mssssssu^sssa&iimiaiisssuiii 
E ^8@&3S!nig£’532gSg3ift=3SaBIII!l 
* 3 SSIfiE£SaS2i!33SiSiESaiHiaB^B|il(l 
j BBiS335SS!?S85S2SS3H?CTEZgiMHI
.0, .1 1 K
■•..I'.- ' 
* .t\ -r: • ■
Rote, Amp*
i»ISa^23HB8
AN/PRC-104 
AN/PRC-113 
AN/PRC-117 
AN/PRC-119 
KY-57, KY-65 
REMBASS
PLRS
RT-991 
RT-1175 
AN/TAS-4A
Radio
Radio
Radio
Sincgors Radio 
Encripfion Set
Remotely Monitored 
Battlefield
Surveillance System
Position Locator and 
Reporting System 
Buoy Radio 
Buoy Radio
TOW Night Sight
ngwm S' typical Dvofo *«•» *• Mi4 Vebe^e
’■miniiminmiMiiiiui
KHUHBIIIIIIHIIIIIIII
■inn.nmiiiin■riiiiiih__......
, HHIEIIIIIHIIIIIIIIHIIII
▼
S A F T
SAFT America Inc. 
lithium Bcttery Division 
313 Crescent Street • Valdese, NC 28690 
Tel. (704| 374-4111 • FOx (704) 874-2431
APPENDIX 7: BA-5598/U DATA SHEET
Physical Specifications
Weight (max)- 1.5 lbs; 631 gr
Weight of Li: 13 gr,
Dimensions Figure 1
Bcttery Cose: Plastic
Electrical Specifications
Construction: 5 cells connected in series. Series string is ‘apped os 
shown in connector detail to provide a nominal 3V output
Voltage- A, Unit Aj Unit
Nominal OCV. 3.00 volts 15.00 volts
Max OCV 3.05 volts 15.25 volts
Nominal: 2.30 volts 1 A,00 volts
Cut-off: 2.00 volts 10.00 volts
Rated Copocity (at 500 mo discharge): 70"F (21 °C): 8.0 Ah
-20*F (-29°C): 5.3 Ah
Fuse: A slow blow 2.25 Amp non-replaceable fuse Is 
Incorporated in the negative leg and the +A, leg
High Temperature Switch: A normally closed high temperature switch or thermal fuse 
is incorporated in the negative leg of the series string of 
cells. It will open at 91°±A°C (189®-196°F) and is non- 
resetable and non-replaceable.
Diode: A diode is wired in series with the Aj section to prevent 
charging or flow of current into the battery.
CDD:
(Optlonol)
A device consisting of o manually activated switch and 
resistor designed to completely discharge the battery to
0 volts is built into the battery
Mating Connector: General connector GC-075
Specifications:
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Figure 1. Overall Dimensions
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Discharge Time, Heme
Typical Applications
AN/PRC-25 Radio
AN/PRC-77 Radio
KY-38 Radio
AN/PP5-5 Rodor Set
AN/PDR-10 Direction Finding
AN/PSQ-4 Intrusion Detection Set
Figure 3; Typical 1 Amp Discharge Over Temperature Range
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SAFT Amerco Inc.
Lithium Battery Division 
31 3 Crescent Street • Valdese, NC 28690 
Tel (704) 374-111 ] • Fox (704) 374.2431
